Browse > Article
http://dx.doi.org/10.46670/JSST.2022.31.6.361

Development of Semiconductor Packaging Technology using Dicing Die Attach Film  

Keunhoi, Kim (National Nano Fab Center)
Kyoung Min, Kim (National Nano Fab Center)
Tae Hyun, Kim (National Nano Fab Center)
Yeeun, Na (National Nano Fab Center)
Publication Information
Journal of Sensor Science and Technology / v.31, no.6, 2022 , pp. 361-365 More about this Journal
Abstract
Advanced packaging demands are driven by the need for dense integration systems. Consequently, stacked packaging technology has been proposed instead of reducing the ultra-fine patterns to secure economic feasibility. This study proposed an effective packaging process technology for semiconductor devices using a 9-inch dicing die attach film (DDAF), wherein the die attach and dicing films were combined. The process involved three steps: tape lamination, dicing, and bonding. Following the grinding of a silicon wafer, the tape lamination process was conducted, and the DDAF was arranged. Subsequently, a silicon wafer attached to the DDAF was separated into dies employing a blade dicing process with a two-step cut. Thereafter, one separated die was bonded with the other die as a substrate at 130 ℃ for 2 s under a pressure of 2 kgf and the chip was hardened at 120 ℃ for 30 min under a pressure of 10 kPa to remove air bubbles within the DAF. Finally, a curing process was conducted at 175 ℃ for 2 h at atmospheric pressure. Upon completing the manufacturing processes, external inspections, cross-sectional analyses, and thermal stability evaluations were conducted to confirm the optimality of the proposed technology for application of the DDAF. In particular, the shear strength test was evaluated to obtain an average of 9,905 Pa from 17 samples. Consequently, a 3D integration packaging process using DDAF is expected to be utilized as an advanced packaging technology with high reliability.
Keywords
Dicing die attach film; Packaging process; Tape lamination; Dicing; Die;
Citations & Related Records
연도 인용수 순위
  • Reference
1 R. Beica, A. Ivankovic, T. Buisson, S. Kumar, and J. Azemar, "The Growth of Advanced Packaging: An Overview of the Latest Technology Developments, Applications and Market Trends", Int. Symp. on Microelectron., Vol. 2015, No. 1, pp. 000001-000005, 2015.
2 S. F. Al-Sarawi, D. Abbott, and P. D. Franzon, "A review of 3-D packaging technology", IEEE Trans. Compon. Packaging Manuf. Technol. B, Vol. 21, No. 1, pp. 2-14, 1998.   DOI
3 S. N. Song, H. H. Tan, and P. L. Ong, "Die attach film application in multi die stack package", 7th Electron. Packaging Technol. Conf., Singapore, 2005.
4 A. T. Cheung, "Dicing die attach films for high volume stacked die application", 56th Electron. Compon. Technol. Conf., San Diego, USA, 2006.
5 A. Jalar, M. F. Rosle, and M. A. A. Hamid, "Die attach film performance in 3D QFN stacked die", WSEAS Trans. Appl. Theor. Mech., Vol. 3, No. 3, pp. 104-113, 2008.
6 M. Teo, S. C. Kheng, and C. Lee, "Process and Material Characterization of Die Attach Film (DAF) for Thin Die Applications", Int. Conf. on Electron. Mater. Packaging, Hong Kong, China, pp. 1-7, 2006.
7 H. H. Jiun, I. Ahmad, A. Jalar, and G. Omar, "Alternative double pass dicing method for thin wafer laminated with die attach film", IEEE Int. Conf. on Semicond. Electron., Kuala Lumpur, Malaysia, 2004.
8 C. Paydenkar, A. Poddar, H. Chandra, and S. Harada, "Wafer sawing process characterization for thin die (75micron) applications", IEEE/CPMT/SEMI 29th Int. Electron. Manuf. Technol. Symp., San Jose, USA, pp. 74-77, 2004.
9 L. L. Mercado, H. Wieser, and T. Hauck, "Multichip package delamination and die fracture analysis", IEEE Trans. Adv. Packaging, Vol. 26, No. 2, pp. 152-159, 2003.   DOI
10 A. Ivankovic et al, "Fan-in WLP: Market and Technology trends", Technology and Market Report, Yole Developpement, Villeurbanne, 2015.