Browse > Article
http://dx.doi.org/10.46670/JSST.2021.30.4.223

Low-Power CMOS image sensor with multi-column-parallel SAR ADC  

Hyun, Jang-Su (School of Electrical Information Communication Engineering, Kangwon National Unversity)
Kim, Hyeon-June (School of Electrical Information Communication Engineering, Kangwon National Unversity)
Publication Information
Journal of Sensor Science and Technology / v.30, no.4, 2021 , pp. 223-228 More about this Journal
Abstract
This work presents a low-power CMOS image sensor (CIS) with a multi-column-parallel (MCP) readout structure while focusing on improving its performance compared to previous works. A delta readout scheme that utilizes the image characteristics is optimized for the MCP readout structure. By simply alternating the MCP readout direction for each row selection, additional memory for the row-to-row delta readout is not required, resulting in a reduced area of occupation compared to the previous work. In addition, the bias current of a pre-amplifier in a successive approximate register (SAR) analog-to-digital converter (ADC) changes according to the operating period to improve the power efficiency. The prototype CIS chip was fabricated using a 0.18-㎛ CMOS process. A 160 × 120 pixel array with 4.4 ㎛ pitch was implemented with a 10-bit SAR ADC. The prototype CIS demonstrated a frame rate of 120 fps with a total power consumption of 1.92 mW.
Keywords
CMOS image sensor (CIS); Successive approximate register (SAR); Analog-to-digital converter (ADC); Image property; Delta readout scheme;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M. Amjad, M. H. Rehmani, and S. Mao, "Wireless multimedia cognitive radio networks: A comprehensive survey", IEEE Commun. Surveys Tut., Vol. 20, No. 2, pp. 1056-1103, 2018.   DOI
2 T. Arai, T.Yasue, K. Kitamura, H. Shimamoto, T. Kosugi, S. Jun, S. Aoyama, M. Hsu, Y. Yamashita, H. Sumi, and S. Kawahito, "6.9 A 1.1㎛ 33Mpixel 240fps 3D-stacked CMOS image sensor with 3-stage cyclic-based analog-to-digital converters", IEEE Conf. International Solid-State Circuits, pp. 126-128, San Francisco, USA, 2016.
3 H. J. Kim, S. I. Hwang, J. W. Kwon, D. H. Jin, B. S. Choi, S. G. Lee, J. H. Park, J. K. Shin, and S. T. Ryu, "A Delta-Readout Scheme for Low-Power CMOS Image Sensors With Multi-Column Parallel SAR ADCs", Journal of Solid-State Circuits, Vol. 51, No. 10, pp. 2262-2273, 2016.   DOI
4 J. Yang, S. Park, J. Choi, H. Kim, C. Park, S. Ryu, and G. Cho, "A highly noise-immune touch controller using Filtered-Delta-Integration and a charge-interpolation technique for 10.1-inch capacitive touch-screen panels", IEEE Conf. International Solid-State Circuits, pp. 390-391, San Francisco, USA, 2012.
5 D. G. Chen, F. Tang, and A. Bermak, "A Low-Power Pilot-DAC Based Column Parallel 8b SAR ADC With Forward Error Correction for CMOS Image Sensors", IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 60, No. 10, pp. 2572-2583, 2013.   DOI
6 M. W. Seo, T. Sawamoto, T. Akahori, T. iida, T. Takasawa, K. Yasutomi, and S. Kawahito, "A low noise wide dynamic range CMOS image sensor with low-noise transistors and 17b column-parallel ADCs", IEEE Sensors Journal, Vol. 13, No. 8, pp. 2992-2929, 2013.
7 C. Okada, K. Uemura, L. Hung, K. Matsuura, T. Moue, D. Yamazaki, K. Kodama, M. Okano, T. Morikawa, K. Yamashita, O. Oka, I. Shvartz, G. Zeituni, A. Benshem, N. Eshel, and Y. Inada, "7.6 A High-Speed Back-Illuminated Stacked CMOS Image Sensor with Column-Parallel kT/C-Cancelling S&H and Delta-Sigma ADC", IEEE Conf. International Solid-State Circuits, pp.116-118, San Francisco, USA, 2021.
8 H. J. Kim, S. I. Hwang, J. H. Chung, J. H. Park, and S. T. Ryu, "A Dual Imaging Speed-Enhanced CMOS Image Sensor for Real Time Edge Image Extraction", Journal of Solid-State Circuits, Vol. 52, No. 9, pp. 2488-2497, 2017.   DOI
9 F. M. Yaul and A. P. Chandrakasan, "11.3 A 10b 0.6nW SAR ADC with data-dependent energy savings using LSB-first successive approximation", IEEE ISSCC Dig. Tech. papers, pp. 198-199, San Francisco, USA, 2014.
10 R. Funatsu, S. Huang, T. Yamashita, K. Stevulak, J. Rysinski, D. Estrada, S. Yan, T. Soeno, T. Nakamura, T. Hayashida, H. Shimamoto and B. Mansoorian, "6.2 133 Mpixel 60fps CMOS image sensor with 32-column shared high-speed column-parallel SAR ADCs", IEEE Conf. International Solid-State Circuits, pp. 112-113, San Francisco, USA, 2015.
11 S. Kawahito, "Column readout circuit design for high speed low noise imaging", IEEE Conf. International Solid-State Circuits, Image Sensor Forum, San Francisco, USA, 2010.
12 S. Sukegawa, T. Umebayashi, T.Nakajima, H. Kawanobe, K. Koseki, I. Hirota, T. Haruta, M. Kasai, K. Fukumoto, T. Wakano, K. Inoue, H. Takahashi, T. Nagano, Y. Nitta, T. Hirayama, and N. Fukushima, "A 1/4-inch 8 Mpixel back-illuminated stacked CMOS image sensor", IEEE Conf. International Solid-State Circuits, pp. 484-485, San Francisco, USA, 2013.
13 M. Kwon and B. Murmann, "A New Figure of Merit Equation for Analog-to-Digital Converters in CMOS Image Sensors", IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1-5, Florence, Italy, 2018.
14 D. Van Blerkom, S. Huang, L. Truong and B. Mansoorian, "Analysis of front-end multiplexing for column parallel image sensors", in Proc. IEEE International Image Sensor Workshop, pp. 1-4, Pasadena, US, 2011.
15 http://www.epnc.co.kr/news/articleView.html?idxno=75952/ (retrieved on Apr. 21, 2021).
16 H. Kim, "11-bit Column-Parallel Single-Slope ADC With First-Step Half-Reference Ramping Scheme for High-Speed CMOS Image Sensors", Journal of Solid-State Circuits, Vol. 56, No. 7, pp. 2132-2141, 2021.   DOI
17 E. Sanchez-Sinencio, J. Ramirez-Angulo, B. Linares-Barranco and A. Rodriguez-Vazquez, "Operational transconductance amplifier-based nonlinear function syntheses", Journal of Solid-State Circuits, Vol. 24, pp. 1576-1586, 1989.   DOI
18 D. G. Chen, F. Tang, M. Law, X. Zhong, and A. Bermak, "A 64 fJ/step 9-bit SAR ADC Array With Forward Error Correction and Mixed-Signal CDS for CMOS Image Sensors", IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 61, No. 11, pp. 3085-3093, 2014.   DOI