Browse > Article
http://dx.doi.org/10.5369/JSST.2003.12.5.218

Sensitive Characteristics of Hot Carriers by Bias Stress in Hydrogenated n-chnnel Poly-silicon TFT  

Lee, Jong-Kuk (Dept. Electronics Engineering, Dongeui University)
Lee, Yong-Jae (Dept. Electronics Engineering, Dongeui University)
Publication Information
Journal of Sensor Science and Technology / v.12, no.5, 2003 , pp. 218-224 More about this Journal
Abstract
The devices of n-channel poly silicon thin film transistors(TFTs) hydrogenated by plasma, $H_2$ and $H_2$/plasma processes are fabricated. The carriers sensitivity characteristics are analyzed with voltage bias stress at the gate oxide. The parametric sensitivity characteristics caused by electrical stress conditions in hydrogenated devices are investigated by measuring the drain current, threshold voltage($V_{th}$), subthreshold slope(S) and maximum transconductance($G_m$) values. As a analyzed results, the degradation characteristics in hydrogenated n-channel polysilicon thin film transistors are mainly caused by the enhancement of dangling bonds at the poly-Si/$SiO_2$ interface and the poly-Si grain boundary due to dissolution of Si-H bonds. The generation of traps in gate oxide are mainly dued to hot electrons injection into the gate oxide from the channel region.
Keywords
hydrogenated; subthreshold slope; dissolution; degradation; dangling;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 J. Richard Ayres, Stan D. Brotherton. 'Analysis of Field and Hot Carrier of Poly-Si Thin Film Transistors', Jpn. J. Appl. Phys. Vol.37 pp. 1801-1808, 1998   DOI
2 Y.S. Jeong, et al 'Model of Electrical Stress Induced Degradation In Hydrogenated n-and p-Channel Poly-Si TFTs'. 2000 International workshop on Active-Matrix Liquid-Crystal Displays (AM-LCD), July 13, 2000
3 H. Kuwano et al. 'Mechanisms of Electrical Stress-Induced Degradation in H2/Plama Hydrogenated n-and p-channel Polysilicon Thin Film Transistors' Jpn. J. Appl. Physics, Vol.41, No.8, pp.5042-5047, Aug. 2002   DOI
4 저전류 측정을 위한 반도체 소자 특성 분석 시스템에서의 보상 기법, 최인규 . 박종식, 한국센서학회지, 제11권2호, p.111, 2002   DOI
5 J.S. Jeong, Doctor thesis, Dept. of Electrical eng. Japan Keio university, April, 2002
6 Morimoto Y. 'Influence of the Grain Boundaries and Intergrain Defects on the Performance of Poly-Si Thin Film Transisotrs', Journal of the electrochemical Society. Vol.44, No.7, 1997
7 Do-Hyun Baek, Yong-Jae Lee. 'Stress-Bias Effect on Poly-Si TFT's of Glass Substrate'. ITC-CSCC2000, Vol.2. pp. 933-936, 2000