1 |
J. Richard Ayres, Stan D. Brotherton. 'Analysis of Field and Hot Carrier of Poly-Si Thin Film Transistors', Jpn. J. Appl. Phys. Vol.37 pp. 1801-1808, 1998
DOI
|
2 |
Y.S. Jeong, et al 'Model of Electrical Stress Induced Degradation In Hydrogenated n-and p-Channel Poly-Si TFTs'. 2000 International workshop on Active-Matrix Liquid-Crystal Displays (AM-LCD), July 13, 2000
|
3 |
H. Kuwano et al. 'Mechanisms of Electrical Stress-Induced Degradation in H2/Plama Hydrogenated n-and p-channel Polysilicon Thin Film Transistors' Jpn. J. Appl. Physics, Vol.41, No.8, pp.5042-5047, Aug. 2002
DOI
|
4 |
저전류 측정을 위한 반도체 소자 특성 분석 시스템에서의 보상 기법, 최인규 . 박종식, 한국센서학회지, 제11권2호, p.111, 2002
DOI
|
5 |
J.S. Jeong, Doctor thesis, Dept. of Electrical eng. Japan Keio university, April, 2002
|
6 |
Morimoto Y. 'Influence of the Grain Boundaries and Intergrain Defects on the Performance of Poly-Si Thin Film Transisotrs', Journal of the electrochemical Society. Vol.44, No.7, 1997
|
7 |
Do-Hyun Baek, Yong-Jae Lee. 'Stress-Bias Effect on Poly-Si TFT's of Glass Substrate'. ITC-CSCC2000, Vol.2. pp. 933-936, 2000
|