Browse > Article

The wideband direct digital frequency synthesizer using the 2-Parallel QD-ROM  

Kim, Chong-Il (관동대학교)
Hong, Chan-Ki (관동대학교)
Publication Information
Journal of the Institute of Convergence Signal Processing / v.12, no.4, 2011 , pp. 291-297 More about this Journal
Abstract
In this paper, the differential quantized method and the parallel method to reduce the size of ROM in the direct digital frequency synthesizer(DDFS) is proposed And we design the DDFS by FPGA The new ROM compression method can reduce the ROM size by using the two ROM. The quantized value of sine is saved by the quantized-ROM(Q-ROM) and the differential ROM(D-ROM). Also we design the phase-to-sine converter using the phase accumulator of parallel type for generating the high frequency. So the total size of the ROM in the proposed DDFS is significantly reduced compared to the original ROM The ROM compression ratio of 67.5% is achieved by this method. Also, the power consumption is decreased according to the ROM size reduction and we can design the DDFS generating the high frequency.
Keywords
Direct Digital Frequency Synthesizer; DDFS; phase-to-sine converter; phase accumulator; ROM reduction;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J. Volder, "The CORDlC trigonometric computing technique," IEEE Trans. Computers, vol. EC-8, pp. 330-334, Sept. 1959.
2 Y.H.Hu, "The Quantization Effects of the CORDlC Algorithm," IEEE Trans. on Signal Processing, vol. 40, no. 4, pp. 834-844, Apr. 1992.   DOI   ScienceOn
3 D. A. Sunderland, R. A. Strauch, S. S. Wharfield, H. T. Peterson, and C. R. Cole, "CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications", IEEE JSSC, pp. 497-05, Aug. 1984.
4 H. T. Nicholas, H. Samueli, and B. Kim, "The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects", in 42nd Auun. Frequency Control Symp, pp. 356-63, 1988.
5 H. T. Nicholas III and H. Samueli, "A 150-MHz direct digital frequency synthesizer in 1.25-m CMOS with -90dBc spurious performance," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1959 - 1969, Dec. 1991.   DOI   ScienceOn
6 V.F. Kroupa, Direct Digital Frequency Synthesizers. New York: IEEE Press, 1999.
7 Byung-Do Yang, Jang-Hong Choi, Seon-Ho Han, Lee-Sup Kim, and Hyun-Kyu Yu, "An 800-MHz Low-Power Direct Digital Frequency Synthesizer With an On-Chip D/A Converter," IEEE J. of Solid-State Circuits, vol. 39, no. 5, pp. 761-774, May 2004.   DOI
8 J. Tierney, C. M. Radre, and B. Gold, "A Digital Frequency Synthesizer," IEEE Transactions on Audio and Electroacoustics, vol. AU-19, pp. 48-57. March 1971.
9 Avanindra Madisetti, Alan Y Kwentus, and Alan NWilson, "A 100MHz, 16-b Direct Digital Frequency Synthesizer with a 100dBc Spurious Free Dynamic Range," IEEE J. of Solid State Circuits , vol. 34, no. 8, pp. 1034-1043, August, 1999.   DOI   ScienceOn
10 Ferrel G. StremIer, Introduction to Comnnmication Systems 3rd Edition, Addison-Wesley Publishing Company, 1990.
11 L. A. Weaver, "High Resolution Phase to Sine Amplitude Conversion", U.S. Patent 4905177, February 1990
12 S. Mortezapour and E. K. F. Lee, "Design of Low-Power ROM-Less Direct Digital Frequency Synthesizer Using Nonlinear Digital-to-Analog Converter," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp.1350-1359, Oct. 1999.   DOI   ScienceOn