Browse > Article

An Implementation of CAN Communication Interface using the Embedded Processor System based on FPGA  

Koo, Tae-Mook (코위버(주) 기술연구소)
Park, Young-Seak (경남대학교 정보통신공학과)
Publication Information
Journal of the Institute of Convergence Signal Processing / v.11, no.1, 2010 , pp. 53-62 More about this Journal
Abstract
Recently, various industrial embedded systems including vehicles controlled electronically are evolving to distributed multi-micro controller system. Accordingly, there is a need for standard CAN(Controller Area Network) protocol that ensures high stability and reliability of communication and is simple to construct object-oriented system with high control efficiency. CAN communication interface used general-purpose processor doesn't have many limitations in various application development because of fixed hardware architecture. This paper design and implement a CAN communication interface system based on FPGA. It is verified function and performance of system through monitoring communication with existing AT90CAN128 controller. Implemented CAN communication interface can be reused in development of application systems based on FPGA. And it provides low-cost, small-size and low-power design advantages.
Keywords
Embedded Processor system; CAN(Controller Area Network);
Citations & Related Records
연도 인용수 순위
  • Reference
1 ''TFI Nios II Advanced CAN Module User Guide, version rev 6.8," pp. 1-22, Apr. 2008.
2 Bosch, "CAN specification, version 2.0," pp. 29-30 1991.
3 Microchip, "A CAN Physical Layer Discussion, AN228," pp. 1-11, 2002
4 Peter Dzhelekarski, Volker Zerbe, Dimiter Alexiev, "FPGA Implementation of Bit Timing Logic of CAN Controller," IEEE, pp. 214-220, May. 2004.
5 Bosch, "The Configuration of the CAN Bit Timing," 6th international CAN Conference 2nd to 4th Nov. Turin(Italy) pp. 1-10
6 Freescale Semiconductor, "CAN Bit Timing Requirements, Stuart Robb, East Kilbride," Scotland. AN1798, pp. 1-15 1999.
7 Atmel, "8-bit AVR Microcontroller with 32K/64K/I28K Bytes of ISP Flash and CAN Controller," AT90CAN128, pp. 11-20, Aug. 2008
8 http://intrepidcs.com/catalog/product_info.php/cPath/21/products_id/103
9 http://intrepidcs.com/VehicleSpy/index.html
10 Altera Corp. "Avalon Streaming Interface Specificaion Reference Manual," V1.3, June. 2007.
11 Altera Corp, "Nios Development Board Reference Manual, Cyclone Edition" pp. 9-54
12 Altera Corp., "Quartus II Development Software Handbook, V8.1 Volume 5: Embedded Peripherals", UART Core, pp. 71-86, 2008
13 Altera Corp., "Quartus II Development Software Handbook, V3.0", Nios UART, pp. 1-228, Jan. 2003
14 "CAN Specification 2.0 part A and B. Robert Bosch Gmbg," pp. 4-9, Sept. 1991.
15 http://www.ifi-pld.de/IP/Advanced_CAN/advanced_can.htmI
16 http://www.can-cia.org
17 http://www.eskorea.net
18 http://www.altera.com/products/ip/iup/can/m-ifi-can20b.html?GSA_pos'= 1&WT.oss_r=1&WT.oss=nios%2OCAN
19 Altera Corp, "Nios II Processor Reference Handbook," V8.0, pp. 19-278
20 Altera Corp, "Quartus II Development Software Handbook," V8.0, pp. 2409-2416
21 Altera Corp, "Nios II Hardware Development Tutorial," pp. 1-50, May. 2008
22 Altera Corp, "Nios II Software Developer's Handbook," V8.0, pp. 15-108, May. 2008.
23 Altera Corp., "Device Family Overview," Available on http://www.altera.com/products/devices, Dec. 2005
24 Altera Corp, "AN333 : Developing Peripherals for SOPC Builder," pp. 1-28, May. 2007.
25 박영석, " PLD를 이용한 디지털 시스템의 설계," 경남대 지능형홈 인력양성사업팀, pp. 6-13, Feb. 2005