Browse > Article
http://dx.doi.org/10.6109/jkiice.2022.26.11.1713

Lightweight FPGA Implementation of Symmetric Buffer-based Active Noise Canceller with On-Chip Convolution Acceleration Units  

Park, Seunghyun (School of Electronics Engineering, Kyungpook National University)
Park, Daejin (School of Electronics Engineering, Kyungpook National University)
Abstract
As the noise canceler with a small processing delay increases the sampling frequency, a better-quality output can be obtained. For a single buffer, processing delay occurs because it is impossible to write new data while the processor is processing the data. When synthesizing with anti-noise and output signal, this processing delay creates additional buffering overhead to match the phase. In this paper, we propose an accelerator structure that minimizes processing delay and increases processing speed by alternately performing read and write operations using the Symmetric Even-Odd-buffer. In addition, we compare the structural differences between the two methods of noise cancellation (Fast Fourier Transform noise cancellation and adaptive Least Mean Square algorithm). As a result, using an Symmetric Even-Odd-buffer the processing delay was reduced by 29.2% compared to a single buffer. The proposed Symmetric Even-Odd-buffer structure has the advantage that it can be applied to various canceling algorithms.
Keywords
Noise cancellation; Symmetric Even-Odd-buffer; FFT; Adaptive LMS algorithm; FPGA;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. Dixit and D. Nagaria, "LMS adaptive filters for noise cancellation: A review," International Journal of Electrical and Computer Engineering, vol. 7, no. 5, pp. 2520, Oct. 2017.   DOI
2 J. Antoni and R. B. Randall, "Unsupervised noise cancellation for vibration signals: part I-evaluation of adaptive algorithms," Mechanical Systems and Signal Processing, vol. 18, no. 1, pp. 89-101, Jan. 2004.   DOI
3 K. Swaminathan, G. Lakshminarayanan, and S. B. Ko, "High Speed Low Power Ping Pong Buffering Based Network Interface for Network on Chip," Journal of Low Power Electronics, vol. 9, no. 3, pp. 322-331, Oct. 2013.   DOI
4 W. Fohl, J. Matthies, and B. Schwarz, "A FPGA-based Adaptive Noise Cancelling System," in Proceedings of the 12th International Conference on Digital Audio Effects (DAFx-09), Como, Italy, pp. 1-4, 2009.
5 Z. Li and M. Ierapetritou, "Process scheduling under uncertainty: Review and challenges," Computers & Chemical Engineering, vol. 32, no. 4-5, pp. 715-727, Apr. 2008.   DOI
6 J. H. Lee, L. E. Ooi, Y. H. Ko, and C. Y. Teoh, "Simulation for noise cancellation using LMS adaptive filter," in Proceedings of IOP Conference Series: Materials Science and Engineering, Bangkok, Thailand, vol. 211, no. 1, p. 012003, 2017.
7 K. Swaminathan, G. Lakshminarayanan, and S. B. Ko, "High Speed Generic Network Interface for Network on Chip Using Ping Pong Buffers," in Proceedings of International Symposium on Electronic System Design (ISED), Kolkata, India, pp. 72-76, 2012.
8 D. Lee and D. Park, "Hardware and Software Co-Design Platform for Energy-Efficient FPGA Accelerator Design," Journal of the Korea Institute of Information and Communication Engineering, vol.25, no.1 pp.20-26, Jan. 2021.   DOI
9 A. K. Sugiyama, R. Miyahara, and K. Oosugi, "A Noise Robust Hearable Device with an Adaptive Noise Canceller and its DSP Implementation," in Proceedings of IEEE International Conference on Consumer Electronics (ICCE), Brighton, UK, pp. 1-2, 2019.
10 J. An and D. Park, "Fast adaptation techniques of compensation coefficient of active noise canceller using binary search algorithm," Journal of the Korea Institute of Information and Communication Engineering, vol. 25, no. 11, pp. 1635-1641, Nov. 2021.   DOI
11 D. Li, S. Li, S. Zhang, J. Sun, L. Wang, and K. Wang, "Aging state prediction for supercapacitors based on heuristic kalman filter optimization extreme learning machine," Energy, vol. 250, pp. 123773, Jul. 2022.   DOI