1 |
A. M. Niknejad, S. Thyagarajan, E. Alon, Y. Wang, and C. Hull, "A circuit designer's guide to 5G mm-wave." in Proceeding of IEEE Custom Integrated Circuits Conference (CICC), pp. 1-8, Sep. 2015.
|
2 |
X. S. Loo, Moe Z. Win, K. S. Yeo, "fT Enhancement of CMOS Transistor Using Isolated Polysilicon Gates." in Proceeding of IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp. 76-79. 2018.
|
3 |
Y. Cheng, "A study on figures of merit for high frequency behavior of MOSFETs in RF IC applications." in Proceeding of Workshop Compact Modeling, 2005.
|
4 |
I. Song, J. Jeon, H. S. Jhon, J. Kim, B. G. Park, J. D. Lee, and H. Shin, "A simple figure of merit of RF MOSFET for low-noise amplifier design." IEEE Electron Device Letters, vol. 29, pp 1380-1382, 2008.
DOI
|
5 |
P. Qin, and X. Quan, "Design of wideband LNA employing cascaded complimentary common gate and common source stages." IEEE microwave and wireless components letters, vol. 27, pp. 587-589, 2017.
DOI
|
6 |
M. Arsalan, and W. Falin "LNA Design for Future S Band Satellite Navigation and 4G LTE Applications." Computer Modeling in Engineering & Sciences, vol. 119, pp 249-261, 2019
DOI
|
7 |
H. Jung, H. S. Jhon, I. Song, M. Koo, and H. Shin, "Design optimization of a 10 GHz Low Noise Amplifier with gate drain capacitance consideration in 65 nm CMOS Technology." in Proceeding of IEEE 9th International Conference on Solid-State and Integrated-Circuit Technology, pp. 1480-1483, Oct. 2008.
|
8 |
J. Jeon, J. D. Lee, B.-G. Park, and H. Shin, "An analytical channel thermal noise model for deep sub-micron MOSFETs with short-channel effects," Solid-State Electronics, vol. 51, no. 7, pp. 1034-1038, July 2007.
DOI
|