Browse > Article
http://dx.doi.org/10.6109/jkiice.2020.24.2.268

A Self-Timed Ring based Lightweight TRNG with Feedback Structure  

Choe, Jun-Yeong (Department of Electronic Engineering, Kumoh National Institute of Technology)
Shin, Kyung-Wook (School of Electronic Engineering, Kumoh National Institute of Technology)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.24, no.2, 2020 , pp. 268-275 More about this Journal
Abstract
A lightweight hardware design of self-timed ring based true random number generator (TRNG) suitable for information security applications is described. To reduce hardware complexity of TRNG, an entropy extractor with feedback structure was proposed, which minimizes the number of ring stages. The number of ring stages of the FSTR-TRNG was determined to be a multiple of eleven, taking into account operating clock frequency and entropy extraction circuit, and the ratio of tokens to bubbles was determined to operate in evenly-spaced mode. The hardware operation of FSTR-TRNG was verified by FPGA implementation. A set of statistical randomness tests defined by NIST 800-22 were performed by extracting 20 million bits of binary sequences generated by FSTR-TRNG, and all of the fifteen test items were found to meet the criteria. The FSTR-TRNG occupied 46 slices of Spartan-6 FPGA device, and it was implemented with about 2,500 gate equivalents (GEs) when synthesized in 180 nm CMOS standard cell library.
Keywords
True random number generator, TRNG; Self-timed ring; Charlie effect; Information security;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M. Bakiri, C. Guyeux, J.-F. Couchot, and A. K. Oudjida, "Survey on hardware implementation of random number generators on FPGA: Theory and experimental analyses," Computer Science Review, vol. 27, pp. 135-153, 2018.   DOI
2 J. Balasch, F. Bernard, V. Fischer, M. Grujic, M. Laban, O. Petura, V. Rozic, G. V. Battum, I. Verbauwhede, M. Wakker, and B. Yang, "Design and testing methodologies for true random number generators towards industry certification," 2018 IEEE 23rd European Test Symposium (ETS), Bremen, pp. 1-10. 2018.
3 O. Petura, U. Mureddu, N. Bochard, V. Fischer, and L. Bossuet, "A survey of AIS-20/31 compliant TRNG cores suitable for FPGA devices," 2016 26th International Conference on Field Programmable Logic and Applications (FPL), Lausanne, Switzerland, pp. 1-10, 2016.
4 I. E. Sutherland, "Micropipelines," Communications of the ACM, vol. 32, no. 6, pp. 720-738, Jun. 1989.   DOI
5 L. Bassham, A. Rukhin, J. Soto, J. Nechvatal, M. Smid, E. Barker, S. Leigh, M. Levenson, M. Vangel, D. Banks, N. Heckert, and J. Dray, "A Statistical Test Suite For Random and Pseudorandom Number Generators for Cryptographic Applications," NIST Special Publication 800-22, Apr. 2010.
6 J. Hamon, L. Fesquet, B. Miscopein, and M. Renaudin "High-Level Time-Accurate Model for the Design of Self-Timed Ring Oscillators," 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems, Newcastle upon Tyne, pp. 29-38, Apr. 2008.
7 A. Winstanley, and M. Greenstreet, "Temporal properties of self-timed rings," In: Margaria T., Melham T. (eds) Correct Hardware Design and Verification Methods. CHARME 2001. Lecture Notes in Computer Science, vol. 2144, Springer, Berlin, Heidelberg, 2001.
8 O. Elissati, E. Yahya, L. Fesquet, and S. Rieubon, "Oscillation Period and Power Consumption in Configurable Self-Timed Ring Oscillators," 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, Toulouse, pp. 1-4, 2009.
9 V. Rozic, B. Yang, W. Dehaene, and I. Verbauwhede, "Highly efficient entropy extraction for true random number generators on FPGAs," 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, CA, pp. 1-6, 2015.
10 M. Stipcevic, and C.K. Koc, "True Random Number Generator," In Koc (eds) Open Problems in Mathematics and Computational Science, Springer, Cham, 2014.
11 Y. Zhsnh, Q. Wang, J. Jiang, and N. Guan, "A Self-Timed Ring Based True Random Number Generator on FPGA," 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 1-3, 2018.
12 C. Li, Q. Wang, J. Jiang, and N. Guan, "A metastability-based true random number generator on FPGA," 2017 IEEE 12th International Conference on ASIC (ASICON), Guiyang, pp. 738-741, 2017.