Browse > Article
http://dx.doi.org/10.6109/jkiice.2019.23.6.719

A 2.4-GHz Dual-Mode CMOS Power Amplifier with a Bypass Structure Using Three-Port Transformer to Improve Efficiency  

Jang, Joseph (School of Electronic Engineering, Soongsil University)
Yoo, Jinho (School of Electronic Engineering, Soongsil University)
Lee, Milim (School of Electronic Engineering, Soongsil University)
Park, Changkun (School of Electronic Engineering, Soongsil University)
Abstract
We propose a 2.4-GHz CMOS power amplifier (PA) with a bypass structure to improve the power-added efficiency (PAE) in the low-power region. The primary winding of the output transformer is split into two parts. One of the primary windings is connected to the output of the power stage for high-power mode. The other primary winding is connected to the output of the driver stage for low-power mode. Operation of the high power mode is similar to conventional PAs. On the other hand, the output power of the driver stage becomes the output power of the overall PA in the low power mode. Owing to a turning-off of the power stage, the power consumption is decreased in low-power mode. We designed the CMOS PA using a 180-nm RFCMOS process. The measured maximum output power is 27.78 dBm with a PAE of 20.5%. At a measured output power of 16 dBm, the PAE is improved from 2.5% to 12.7%.
Keywords
Cascode; driver stage; dual mode; power amplifier; transformer;
Citations & Related Records
연도 인용수 순위
  • Reference
1 C. H. Li, W. T. Hsieh, and T. Y. Chiu, "A Flip-Chip-Assembled W-Band Receiver in 90-nm CMOS and IPD Technologies," IEEE Transactions on Microwave Theory and Techniques, vol. 67, no. 4, pp. 1628-1639, Apr. 2019.   DOI
2 B. Kim, J. Jang, C. Y. Kim, and S. Hong, "Integration of SPDT Antenna Switch With CMOS Power Amplifier and LNA for FMICW Radar Front End," IEEE Transactions on Microwave Theory and Techniques, vol. 66, no. 11, pp. 5087-5094, Nov. 2018.   DOI
3 M. Liu, R. Ma, S. Liu, Z. Ding, P. Zhang, and Z. Zhu, "A 5-GHz Low-Power Low-Noise Integer-N Digital Subsampling PLL With SAR ADC PD," IEEE Transactions on Microwave Theory and Techniques, vol. 66, no. 9, pp. 4078-4087, Sep. 2018.   DOI
4 H. Hwang, C. Lee, J. Park, and C. Park, "A Current-Shared Cascade Structure With an Auxiliary Power Regulator for Switching Mode RF Power Amplifiers," IEEE Transactions on Microwave Theory and Techniques, vol. 62, no. 11, pp. 2711-2722, Nov. 2014.   DOI
5 Y. Sim, I. Kang, and C. Park, "A CMOS Power Amplifier Using a Split Cascode Structure to Enhance Its Efficiency," Microwave and Optical Technology Letters, vol. 58, no. 2, pp. 309-312, Feb. 2016.   DOI
6 M. Son, J. Yoo, and C. Park, "A Linear CMOS Power Amplifier Using Class-D to Reduce the Number of Required Inductors," Microwave and Optical Technology Letters, vol. 58, no. 3, pp. 565-569, Mar. 2016.   DOI
7 D. Jung, H. Zhao, and H. Wang, "A CMOS Highly Linear Doherty Power Amplifier With Multigated Transistors," IEEE Transactions on Microwave Theory and Techniques, vol. 67, no. 5, pp. 1883-1891, May. 2019.   DOI
8 C. Park, J. Han, H. Kim, and S. Hong, "A 1.8-GHz CMOS Power Amplifier Using a Dual-Primary Transformer With Improved Efficiency in the Low Power Region," IEEE Transactions on Microwave Theory and Techniques, vol. 56, no. 4, pp. 782-792, Apr. 2008.   DOI
9 J. Yoo, S. Yoon, C. Lee, and C. Park, "Analysis of Shoot-Through Current of Supply Modulator for Envelope-Tracking Techniques," Microwave and Optical Technology Letters, vol. 57, no. 7, pp. 1579-1583, Jul. 2015.   DOI
10 C. Park, Y. Kim, H. Kim, and S. Hong, "A 1.9-GHz CMOS Power Amplifier Using Three-Port Asymmetric Transmission Line Transformer for a Polar Transmitter," IEEE Transactions on Microwave Theory and Techniques, vol. 55, no. 2, part 1, pp. 230-238, Feb. 2007.   DOI
11 D. Chowdhury, C. D. Hull, O. B. Degani, Y. Wang, and A. M. Niknejad, "A Fully Integrated Dual-Mode Highly Linear 2.4 GHz CMOS Power Amplifier for 4G WiMax Applications," IEEE Journal of Solid-Stage Circuits, vol. 44, no. 12, pp. 3393-3402, Apr. 2009.   DOI