1 |
K Praveen Kumar, "Estimation of traffic management and road safety", Asia-pacific Journal of Convergent Research Interchange, vol.3, no. 2, pp. 21-28, Jun. 2017.
DOI
|
2 |
C. R Ho, and M. S. W. Chen, "A digital pll with feedforward multi-tone spur cancelation loop achieving <-73dBc fractional spur and <-100dBc reference spur in 65nm CMOS," Institute of electrical and electornics engineers journal of Solid-State Circuits, vol. 51, no. 12, pp. 3216-3230, Dec. 2016.
|
3 |
H. J. Kim and Y. S. Choi, "Electron spectroscopy studies on magneto-optical media and plastic substrate interfaces," Institute of Electronics Engineers of Korea Semiconductor and Devices, vol. 53, no. 4, pp. 136-141, Apr. 2016.
|
4 |
Y. Tang, M. Ismail and S. Bibyk, "Adaptive miller capacitor multiplier for compact on-chip PLL filter," Electronics Letters, vol. 39, no. 1, pp. 43-45, Jul. 2003.
DOI
|
5 |
I.-C. Hwang, "Area efficient and self-biased capacitor multiplier for on-chip loop filter," Electronics Letters, vol. 42, no. 24, pp. 1392-1393, Nov. 2006.
DOI
|
6 |
J. Choi, J. Pakr, W. kim and J. Laskar, "High multiplication factor capacitor multipier for an on -chip PLL loop filter," Electronics Letters, vol. 45, no. 5, pp. 239-240, Feb. 2009.
DOI
|
7 |
Z. Zhang, J. Yang, L. Liu, P. Feng, J. Liu, and N. Wu, "Source-switched charge pump with reverse leakage compensation technique for spur reduction of wideband PLL," Electronics Letters, vol. 52, no. 14, pp. 1211-1212, Jul. 2016.
DOI
|
8 |
C. Y. Yang and S. I. Liu, "Fast-swtiched frequency synthesizer with a discriminator-aided phase detector," Institute of electrical and electronics engineers journal Solid state, vol. 35, no. 10, pp. 1445-1452, Oct. 2000.
|
9 |
Y. S. Choi and S. J. Ahn, "Design of dual loop PLL with low noise characteristic," Journal of the Korean Institute of Information Communication Engineering, vol. 20, no. 4, pp. 819-825, Apr. 2016.
DOI
|