1 |
B. S. You, Analog and Digital Communication System, 1st ed. Seoul, Yang Seo Gak, Aug. 1999.
|
2 |
Recommendation G.703, Physical/electrical characteristics of hierarchical digital interfaces, ITU-T, Geneva, Apr. 2016.
|
3 |
S. Sathasivam, S. K. Rahamathulla , "Implementation of HDB3 Encoder Chip Design," Indian Journal of Science and Technology, vol. 9 no. 5, pp. 1-4, Feb. 2016, DOI; '10.17485/ijst/2016/v9i5/87170.
DOI
|
4 |
I. Ali, A. Ahmed , "An Efficient FPGA Based HDB3 Decoding system Using Direct Digital Synthesis," Internationaof Future Computer and Communication, vol.2, No. 6, pp. 576-580, Dec. 2013.
|
5 |
M. V. Bhimrao, T Ramesh, "ASIC Implementation of HDB3 Codec," International Journal of Innovative Technology and Exploring Engineering(IJITEE), vol. 1, no. 3, pp. 779-779, Aug. 2012.
|
6 |
J. C. Bellamy, Digital Telephony, 3rd ed. New Jersey, NJ:A Wiley-Blackwell, Feb. 2000.
|
7 |
Altera Corporation, Quick Start Guide for Quartus II Software, San Jose, CA:ALTERA, 2007.
|
8 |
H. Y. Whang, Digital Logic and Computer Design, 5th ed, Seoul, Dong-Il Publication, Feb. 2016.
|
9 |
Intersil, CD22103A, File No. 1310.3, Milpitas, CA:Intersil, Jan. 1997.
|