1 |
S. Tamura, C. Yamada, and S. Ichikawa, "Implementation and Evaluation of modular multiplication based on Coarsely Integrated Operand Scanning," IEEE 2012 Third International Conference on Networking and Computing (ICNC), Hangzhou, pp. 334-335, 2012.
|
2 |
R. Verma, M. Duttam, and R. Vig, "FPGA Implementation of Modified Montgomery for RSA Cryptosystem," International Journal of Computer Science and Telecommunications, Vol. 4, no. 1, pp. 42-46, Jan. 2013.
|
3 |
M. Huang, K. Gai, and T. EI-Ghazawi, "New Hardware Architectures for Montgomery Modular Multiplication Algorithm," IEEE Transactions on computers, vol. 60, no. 7, pp. 923-936, Jul. 2011.
DOI
|
4 |
NIST Std. FIPS PUB 186-2: Digital Signature Standard (DSS), NIST, Jan. 2000.
|
5 |
S. Erdem, T. Yanik, and A. Celebi, "A General Digit-Serial Architecture for Montgomery Modular Multiplication," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 5, pp. 1658-1668, May 2017.
DOI
|
6 |
Korea Internet & Security Agency (KISA). IoT Common Security Principle v1.0 [Internet]. Available: http://www.kisa.or.kr/public/laws/laws3_View.jsp?mode=view&p_No=259&b_No=259&d_No=67&ST=T&SV=/.
|
7 |
R. Rivest, A. Shamir, and L. Adleman, "A method for obtaining Digital Signatures and Public-Key Cryptosystems," Communications of the ACM, vol. 21, no. 2, pp. 120-126, Feb. 1978.
DOI
|
8 |
J. Shao, L. Wu, and X. Zhang, "Design and implimentation of RSA for dual interface bank IC card," 2013 IEEE 10th International Conference on ASIC (ASICON), Shenzhen, pp. 1-4, 2013.
|
9 |
M. S. Kim, Y. S. Kim, and H. S. Cho, "Design of Cryptographic Hardware Architecture for Mobile Computing," Journal of Information Processing Systems, vol. 5, no. 4, pp. 187-196, Dec. 2009.
DOI
|
10 |
X. Zheng, Z. Liu, and B. Peng, "Design and Implementation of Ultra low power RSA coprocessor," in proceeding of the 4th International Conference on Wireless Communications, Networking and Mobile Computing (WiCOM'08), Dalian, pp. 1-5, 2008.
|
11 |
A. Rezai, and P. keshavarzi, "High-throughput modular multiplication and exponentiation algorithms using multibit-scan-multibit-shift technique," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 9, pp. 1710-1719, Sep. 2015.
DOI
|
12 |
W. L. Cho, and K. W. Shin, "2,048 bits RSA public-key cryptography processor based on 32-bit Montgomery modular multiplier," Journal of the Korea Institute of Information and Communication Engineering (KIICE), vol. 21, no. 8, pp. 1471-1479, Aug. 2017.
DOI
|
13 |
P. L. Montgomery, "Modular multiplication without trial division," Mathematics of computation, vol. 44, no. 170, pp. 519-521, Apr. 1985.
DOI
|
14 |
A. Kauther, S. Sami, and A. Ahmed, "Enhancement of hardware modular multiplier radix-4 algorithm for fast RSA cryptosystem," International Conference on Computing, Electrical and Electronic Engineering (ICCEEE), pp. 692-696, Khartoum, 2013.
|
15 |
A. Nadjia, and A. Mohamed, "High throughput parallel montgomery modular exponentiation on FPGA," in Proceeding of the 9th International Symposium on Design and Test, Algiers, pp. 225-230, 2014.
|
16 |
B. Hanindhito, N. Ahmadi, H. Hogantara, A. I. Arrahmah, and T. Adiono, "FPGA implementation of modified serial montgomery modular multiplication for 2048-bit RSA cryptosystems," 2015 International Seminar on Intelligent Technology and its Applications (ISITIA), Surabaya, pp. 113-118, 2015.
|
17 |
C. K. koc, T. Acar, and B. S. Kaliski, "Analyzing and comparing Montgomery multiplication algorithms," IEEE Micro, vol. 16, no. 3, pp. 26-33, Jun. 1996.
DOI
|