Browse > Article
http://dx.doi.org/10.6109/jkiice.2018.22.12.1667

Implementation and Performance Evaluation of PCI express on Xilinx FPGA  

Lee, Jin (Department of Information and Communication, Pyeongtaek University)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.22, no.12, 2018 , pp. 1667-1674 More about this Journal
Abstract
Recently, speeding up real time calculation using the specialized hardware accelerator is often used in the various engineering and science area, and the accelerators are required to include PCI express interconnection between FPGA and a host computer. The implementation of the high speed PCIe for the multi-giga bytes per second transmission is one of the most difficult issue in the development of the accelerators. There are several commercialized IP solutions and research results in the literature, but these solutions are required extra cost and design period to analyze the detailed implementation method. For the hardware accelerator on Xilinx FPGA, utilizing Xilinx's XDMA PCIe IP, which is provided without extra charge, can be the best solution in terms of the development period and cost. Consequently, this paper presents the evaluation system on Zynq-7000 FPGA and Windows 10 host computer, and analyze the performance of the PCIe IP with various configuration parameters.
Keywords
PCI express; FPGA; DMA; Performance;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 L. Rota, M. Vogelgesang, L. E. Ardila Perez, M. Caselle, S. Chilingaryan, T. Dritschler, N. Zilio, A. Kopmann, M. Balzer, and M. Weber, "A High-throughput Readout Architecture based on PCI-Express Gen3 and DirectGMA Technology," Journal of Instrumentation, vol. 11, pp. 1-9, Feb. 2016.
2 H. Kavianipour, S. Muschter, and C. Bohm, "High Performance FPGA-Based DMA Interface for PCIe," IEEE Transactions on Nuclear Science, vol. 61, no. 2, pp. 745-749, Apr. 2014.   DOI
3 M. Vesper, D. Koch, K. Vipin, and S. A. Fahmy, "JetStream: An Open-Source High-Performance PCI Express 3 Streaming Library for FPGA-to-Host and FPGA-to-FPGA Communication," in Proceedings of the 26th International Conference on Field Programmable Logic and Applications, Lausanne, Switzerland, pp. 1-9, Aug. 2016.
4 J. Gong, T. Wang, J. Chen, H. Wu, F. Ye, S. Lu, and J. Cong, "An Efficient and Flexible Host-FPGA PCIe Communication Library," in Proceedings of the 24th International Conference on Field Programmable Logic and Applications, Munich, Germany, pp. 1-6, Sep. 2014.
5 L. Rota, M. Caselle, S. Chilingaryan, A. Kopmann, and M. Weber, "A PCIe DMA Architecture for Multi-Gigabyte Per Second Data Transmission," IEEE Transactions on Nuclear Science, vol. 62, no. 3, pp. 972-976, Jun. 2015.   DOI
6 N. Zilberman, Y. Audzevich, G. A. Covington, and A. W. Moore, "NetFPGA SUME: Toward 100Gbps as Research Commodity," IEEE Micro, vol. 34, issue. 5, pp. 32-41, Jul. 2014.   DOI
7 A. Byszuk, J. Kolodziejski, G. Kasprowicz, K. Pozniak, W. M. Zabolotny, "Implementation of PCI Express Bus Communication for FPGA-based Data Acquisition System," in Proceedings of Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2012, vol. 8454, pp. 1-6, Oct. 2016.
8 S. M. Ryu, "Development of FPGA-based Meteorological Information Data Receiver Circuit for Low-Cost Meteorological Information Receiver System for COMS," Journal of the Korea Institute of Information and Communication Engineering, vol. 19, no. 10, pp. 2373-2379, Oct. 2015.   DOI
9 J. S. Kang, and M. S. Kang, "FPGA Implementation of ARIA Crypto-processor Based on Advanced Key Scheduling," Journal of Security Engineering, vol. 13, no. 6, pp. 439-450, Dec. 2016.   DOI
10 Xilinx. DMA/Bridge Subsystem for PCI Express v4.0 Product Guide [Internet]. Available: https://www.xilinx.com/support/documentation/ip_documentation/xdma/v4_0/pg195-pcie-dma.pdf.
11 Xilinx. ZC706 Evaluation Board for the Zynq-7000 XC7Z045 SoC User Guide [Internet]. Available: https://www.xilinx.com/support/documentation/boards_and_kits/zc706/ug954-zc706-eval-board-xc7z045-ap-soc.pdf.
12 PCI-SIG, PCI Express Base Specification, Revision 3.0, PCI-SIG Std., 2010.
13 J. Lawley, "Understanding Performance of PCI Express Systems," Xilinx: Whte Paper WP350, Oct. 2014.