1 |
Korea Internet & Security Agency (KISA). IoT Common Security Principle v1.0 [Internet]. Available: http://www.kisa.or.kr/public/laws/laws3_View.jsp?mode=view&p_No=259&b_No=259&d_No=67&ST=T&SV=/.
|
2 |
A. Bogdanov, L. R. Knudsen, G. Leander, C. Paar, A. Poschmann, M. J. B. Robshaw, Y. Seurin, and C. Vikkelsoe, "PRESENT: An Ultra-Lightweight Block Cipher," Cryptographic Hardware and Embedded Systems (CHES 2007), vol. 4727 LNCS, Springer, pp. 450-466, Aug. 2007.
|
3 |
TTA std. TTAK.KO-12.0223, 128-Bit Block Cipher LEA, Telecommunications Technology Association, 2013.
|
4 |
R. Rivest, A. Shamir, and L. Adleman, "A method for obtaining Digital Signatures and Public-Key Cryptosystems," Communications of Association for Computing Machinery (ACM), vol. 21, no. 2, pp. 120-126, Feb. 1978.
DOI
|
5 |
P. L. Montgomery, "Modular multiplication without trial division," Mathematics of computation, vol. 44, no. 170, pp. 519-521, Apr. 1985.
DOI
|
6 |
A. Kauther, S. Sami, and A. Ahmed, "Enhancement of hardware modular multiplier radix-4 algorithm for fast RSA cryptosystem," International Conference on Computing, Electrical and Electronic Engineering (ICCEEE), Khartoum, Sudan, pp. 692-696, Aug. 2013.
|
7 |
S. Rohith, and C. Mahesh, "FPGA implementation of 16 bit RSA cryptosystem for text message," International Journal of Computer Applications, vol. 92, no. 8, Apr. 2014.
|
8 |
A. Miyamoto, N. Homma, T. Aoki, and A. Satoh, "Systematic design of RSA processors based on high-radix montgomery multipliers," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 7, pp. 1136-1146, Jul. 2011.
DOI
|
9 |
D. M. Wang, Y. Y. Ding, J. Zhang, J. G. Hu and H. Z. Tan, "Area-efficient and ultra-low-power architecture of RSA processor for RFID," Electronics letters, vol. 48, no. 19, pp. 1185-1187, Oct. 2012.
DOI
|
10 |
A. Rezai and P. Keshavarzi, "High-Throughput Modular Multiplication and Exponentiation Algorithms Using Multibit-Scan-Multibit-Shift Technique," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 9, pp. 1710-1719, Sep. 2015.
DOI
|
11 |
C. K. koc, T. Acar, and B. S. Kaliski, "Analyzing and comparing Montgomery multiplication algorithms," IEEE Micro, vol. 16, no. 3, pp. 26-33, Jan. 1996.
DOI
|
12 |
S. Tamura, C. Yamada and S. Ichikawa, "Implementation and Evaluation of modular multiplication based on Coarsely Integrated Operand Scanning," IEEE 2012 Third International Conference on Networking and Computing (ICNC), Tamilnadu, India, pp. 334-335, 2012.
|
13 |
FIPS PUB 186-2, Digital Signature Standard (DSS), National Institute of Standard and Technology (NIST), Jan. 2000.
|
14 |
X. Zheng, Z. Liu and B. Peng, "Design and Implementation of Ultra low power RSA coprocessor," IEEE 4th International Conference on Wireless Communications, Networking and Mobile Computing, WiCOM'08, Dalian, China, pp. 1-5, 2008.
|
15 |
J. Shao, L. Wu and X. Zhang, "Design and implementation of RSA for dual interface bank IC card," 2013 IEEE 10th International Conference on ASIC (ASICON), Shenzhen, China, pp. 1-4, 2013.
|
16 |
M. S. Kim, Y. S. Kim and H. S. Cho, "Design of Cryptographic Hardware Architecture for Mobile Computing," Journal of Information Processing Systems, vol. 5, no. 4, pp. 187-196, Dec. 2009.
DOI
|