1 |
J. P. Colinge, "Multiple-gate SOI MOSFETs," Microelectronic Engineering, vol.84, no.9-10, pp. 2071-2076, Sep. 2007.
DOI
|
2 |
Semiconductor Engineering, 10-nm FinFET Market Heats Up [Internet]. Available : http://semiengineering.com/10nmfinfet-market.
|
3 |
M. Aldegunde, A. Martinez and J. R. Barker, "Study of Discrete Doping-Induced Variability in Junctionless Nanowire MOSFETs Using Dissipative Quantum Transport Simulations," IEEE Electron Device Letters , vol. 33, no. 2, pp. 194-196, Feb. 2012.
DOI
|
4 |
J. P. Colinge, C. W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A. M. Kelleher, B. McCarthy and R. Murphy, "Nanowire transistors without junctions," Nature Nanotechnology, vol. 5, no. 3, pp. 225-229, Mar. 2010.
DOI
|
5 |
C. Li, Y. Y. Zhuang, S. Di and R. Han, "Subthreshold Behavior Models for Nanoscale Short-Channel Junctionless Cylindrical Surrounding-Gate MOSFETs," IEEE Transactions on Electron Devices, vol. 60, no. 11, pp. 3655-3662, Nov. 2013.
DOI
|
6 |
C. Li, Y. Zhuang, R. Han and G. Jin, "Subthreshold behavior models for short-channel junctionless tri-material cylindrical surrounding-gate MOSFET," Microelectronics Reliability, vol.54, no.6-7, pp. 1274-1281, Jun.-Jul. 2011.
DOI
|
7 |
N. Trivedi, M. Kumar, S. Haldar, S. Deswal, M. Gupta and R. S. Gupta, "Analytical modeling of Junctionless Accumulation Mode Cylindrical Surrounding Gate MOSFET (JAM-CSG)," International Journal of Numerical Modeling, vol.29, no.6, pp. 1036-1043, Nov./Dec. 2016.
DOI
|
8 |
T. K. Chiang, "A New Quasi-2-D Threshold Voltage Model for Short-Channel Junctionless Cylindrical Surrounding Gate (JLCSG) MOSFETs," IEEE Transactions on Electron Devices , vol. 59, no. 11, pp. 3127-3129, Nov. 2012.
DOI
|
9 |
S. Dimitrijev, Principles of Semiconductor Devices, 2nd ed. New York, NY: Oxford University Press, 2012.
|
10 |
TCAD Manual, Part 4:INSPEC, ISE Integrated Systems Engineering AG, Zurich, Switzerland, 2001, p.56, ver7.5
|
11 |
H. S. Wong, M. H. White, T. J. Krutsick and R. V. Booth, "Modeling of Transconductance Degradation and Extraction of Threshold Voltage in Thin Oxide MOSFETs," Solid-State Electronics, vol. 30, no. 8, pp. 953-968, Sep. 1987.
DOI
|
12 |
G. Hu, P. Xiang, Z. Ding, R. Liu, L. Wang and T. A. Tang, "Analytical Models for Electrical Potential, Threshold Voltage, and Subthreshold Swing of Junctionless Surrounding-Gate Transistors," IEEE Transactions on Electron Devices , vol. 61, no. 3, pp.688-695, March 2014.
DOI
|