Browse > Article
http://dx.doi.org/10.6109/jkiice.2017.21.4.774

Design of High Speed Binary Arithmetic Encoder for CABAC Encoder  

Park, Seungyong (Department of Information Communication Engineering, Hanbat National University)
Jo, Hyungu (Department of Information Communication Engineering, Hanbat National University)
Ryoo, Kwangki (Department of Information Communication Engineering, Hanbat National University)
Abstract
This paper proposes an efficient binary arithmetic encoder hardware architecture for CABAC encoding, which is an entropy coding method of HEVC. CABAC is an entropy coding method that is used in HEVC standard. Entropy coding removes statistical redundancy and supports a high compression ratio of images. However, the binary arithmetic encoder causes a delay in real time processing and parallel processing is difficult because of the high dependency between data. The operation of the proposed CABAC BAE hardware structure is to separate the renormalization and process the conventional iterative algorithm in parallel. The new scheme was designed as a four-stage pipeline structure that can reduce critical path optimally. The proposed CABAC BAE hardware architecture was designed with Verilog HDL and implemented in 65nm technology. Its gate count is 8.07K and maximum operating speed of 769MHz. It processes the four bin per clock cycle. Maximum processing speed increased by 26% from existing hardware architectures.
Keywords
H.264/AVC; HEVC; CABAC; Binary Arithmetic Encoder; Entropy Coding;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 G. J. Sullivan, J.-R. Ohm, W.-J. Han, and T. Wiegand, "Overview of the High Efficiency Video Coding (HEVC) Standard," IEEE Transactions on Circuits and System for Video Technology, vol. 22, no. 12, pp. 1649-1668, Dec. 2012.   DOI
2 Joint Video Team, Draft IUT-T Recommendation and Final Draft International Standard of Joint Video Specification, IUT-T Rec. H.264 and ISO/IEC 14496-10 AVC, 2003.
3 V. Sze, and M. Budagavi, "High Throughput CABAC Entropy Coding in HEVC," IEEE Transactions on Circuits and System for Video Technology, vol. 22, no. 12, pp. 1755-1764, Dec. 2012.   DOI
4 J. Myoung, and K. Ryoo, "The Hardware Design of CABAC for High Performance H.264 Encoder," Journal of the Korea Institute of Information and Communication Engineering, vol. 16, no. 4, pp. 771-777, Apr. 2012.   DOI
5 H. Kim, and K. Ryoo, "The Hardware Design of High throughput CABAC Decoder for HEVC," Journal of the Korea Institute of Information and Communication Engineering, vol. 17, no. 2, pp. 385-390, Feb. 2013.   DOI
6 B. Peng, D. Ding, X. Zhu, and L. Yu, "A hardware CABAC encoder for HEVC," in Processing IEEE International Symposium on Circuits and Systems, pp. 1372- 1375, May 2013.
7 J. Moon, Y. Kim, and S. Lee, "Design of an Efficient Binary Arithmetic Encoder for H.264/AVC," Journal of the Institute of Electronics Engineers of Korea-SD, vol.46, no.12, pp. 66-72, Dec. 2009.
8 J.-W. Chen, L.-C. Wu, P.-S. Liu, and Y.-L. Lin, "A high-throughput fully hardwired CABAC encoder for QFHD H.264/AVC main profile video," IEEE Transactions on Consumer Electronics. vol. 56, no. 4, pp. 2529-2536, Nov. 2010.   DOI
9 W. Fei, D. Zhou, and S. Goto, "A 1 Gbin/s CABAC encoder for H.264/AVC," in European Signal Processing Conference, pp. 1524-1528, Sep. 2011.
10 D. Zhou, J. Zhou, W. Fei, and S. Goto, "Ultra-High Throughput VLSI Architecture of H.265/HEVC CABAC Encoder for UHDTV Applications," IEEE Transactions on Circuits and System for Video Technology, vol. 25, no. 3, pp. 497-507, Mar. 2015.   DOI