1 |
H. Y. Chang, Y. L. Yeh, Y. C. Liu, M. H. Li, and K. Chen, "A low-jitter low-phase-noise 10-GHz sub-harmonically injection-locked PLL with self-aligned DLL in 65-nm CMOS technology," IEEE Transactions on Microwave Theory and Techniques, vol. 62, no. 3, pp. 543-555, Mar. 2014.
DOI
|
2 |
B. Catli, A. Nazemi, T. Ali, S. Fallahi, Y. Liu, J. Kim, M. Abdul-Latif, M. R. Ahmadi, H. Maarefi, A. Momtaz, and N. Kocaman, "A sub-200fs RMS jitter capacitor multiplier loop filter-based PLL in 28 nm CMOS for high-speed serial communication applications," IEEE Custom Integrated Circuits Conference, pp. 1-4, Nov. 2013.
|
3 |
G. Jeon, K. K. Kim and Y. B. Kim, "A low jitter PLL design using active loop fiter and low-dropout regulator for supply regulation," International SoC Design Conference (ISOCC), pp. 223-224, Nov. 2015.
|
4 |
G. Blasco, E. Isern, E. Martin, "Design of a stable pulse generator system based on a Ring-VCO Phase-Locked Loop using 180nm CMOS technology," IEEE Design of Circuits and Integrated Systems (DCIS), pp. 25-27, Nov. 2015.
|
5 |
J. Kim, J. Kim, B. Lee, N. Kim, D. Jeong, and W. Kim, "A 20-GHz phase-locked loop for 40-Gb/s serializing transmitter in 0.13- CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 899-908, Apr. 2006.
DOI
|
6 |
D. W. Jee, J. Y. Sim and D. Blaauw, "Digitally Controlled Leakage-Based Oscillator and Fast Relocking MDLL for Ultra Low Power Sensor Platform," IEEE Journal of Solid-State Circuits, vol. 50, no. 5, pp. 1263-1274, May 2015.
DOI
|
7 |
M. Ghasemzadeh, S. Mahdavi, A. Zokaei, K. Hadidi, "A New Adaptive PLL to Reduce the Lock Time in technology," MIXDES-23rd International Conference Mixed Design of Integrated Circuits and Systems, pp. 140-142, June 2016.
|
8 |
S. J. An and Y. S. Choi, "Loop filter voltage variation compensated PLL with charge pump," Journal of Korea Institute of Information and Communication Engineering, vol. 20, no. 10, pp. 1935-1940, Oct. 2016.
DOI
|