1 |
Duo Sheng, Ching-Che Chung, Chih-Chung Huang and Jia-Wei Jian, "A High-Resolution and One-Cycle Conversion Time-to-Digital Converter Architecture for PET Omage Applications," in Proceedings of 35th Annual International Conference of the IEEE EMBS, Osaka, Japan, pp.2461-2464, July 2013.
|
2 |
T. Olsson and P. Nilsson, "A Digitally Controlled PLL for Soc Applications," IEEE Journal of Solid State Circuits, vol. 39, no. 5, pp.751-760, May 2004.
DOI
|
3 |
Takahiro Fusayasu, "A Fast Integrating ADC Using Precide Time-to-Digital Conversion," IEEE Nuclear Science Symposium Conference Record, pp. 302-304, 2007.
|
4 |
Stephan Henzler, Time-to-Digital Converters, Springer Netherlands, 2010.
|
5 |
S. Rana and K. Pal, "Current Conveyor Simulation Circuits Using Operational Amplifiers," Journal of Physical Sciences, vol. 11, pp.124-132, Aug. 2007.
|
6 |
Matthew Z. Straayer and Michael H. Perrott, "A Multi-Path Gated Ring Oscillator TDC with First-Order noise Shaping," IEEE Journal of Solid-State Circuits, vol. 44, no. 4, pp. 1089-1098, April 2009.
DOI
|