1 |
G. J. Sullivan, et-al., "Overview of the High Efficiency Video Coding(HEVC) Standard," IEEE Transaction on Circuits and Systems for Video Technology, vol. 22, no. 12, pp. 1649-1668, Dec. 2012.
DOI
ScienceOn
|
2 |
"High-efficiency video coding text specification draft 7," Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T VCEG, JCTVC-I1003, May 2012.
|
3 |
"HM7.0: High efficiency video coding HEVC test model 7.0,"(https://hevc.hhi.fraunhofer.de/svn/svn_HEVCSoftware/tags/HM-7.0/)
|
4 |
C. Cristani, P. Dall'Oglio and M. Porto, "High Throughput Hardware Design for the Adaptive Loop Filter of the Emerging HEVC Video Coding," Intergrated Circuits and Systems Design (SBCCI), Aug. 2012.
|
5 |
"HEVC Test Model 7 Encoder Description," Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T VCEG, JCTVC-I1002, May 2012.
|
6 |
C. Y. Tasi, et-al., "Adaptive Loop Filtering for Video Coding," IEEE Journal of Selected Topics in Signal Processing, vol. 7, no. 6, pp. 934-945, Dec. 2013.
DOI
|
7 |
L. B. Richard, and J. D. Faires, Numerical Analysis, 9th ed, 2010, pp. 357-430.
|
8 |
T. Sutikno, "An Optimized Square Root Algorithm for Implementation in FPGA Hardware," TELKOMNIKA Indonesian Journal of Electronic Engineering, vol. 8, no. 1, pp. 1-8, Apr. 2010.
|
9 |
Xilinx Logicore, "Divider Generator v4.0,"(http://www.xilinx.com, Jun. 2011)
|
10 |
Xilinx Logicore, "IP CORDIC v5.0,"(http://www.xilinx.com, Jun. 2011)
|