Browse > Article
http://dx.doi.org/10.6109/jkiice.2014.18.4.876

LDPC Decoder for WiMAX/WLAN using Improved Normalized Min-Sum Algorithm  

Seo, Jin-Ho (School of Electronic Engineering, Kumoh National Institute of Technology)
Shin, Kyung-Wook (School of Electronic Engineering, Kumoh National Institute of Technology)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.18, no.4, 2014 , pp. 876-884 More about this Journal
Abstract
A hardware design of LDPC decoder which is based on the improved normalized min-sum(INMS) decoding algorithm is described in this paper. The designed LDPC decoder supports 19 block lengths(576~2304) and 6 code rates(1/2, 2/3A, 2/3B, 3/4A, 3/4B, 5/6) of IEEE 802.16e mobile WiMAX standard and 3 block lengths(648, 1296, 1944) and 4 code rates(1/2, 2/3, 3/4, 5/6) of IEEE 802.11n WLAN standard. The decoding function unit(DFU) which is a main arithmetic block is implemented using sign-magnitude(SM) arithmetic and INMS decoding algorithm to optimize hardware complexity and decoding performance. The LDPC decoder synthesized using a 0.18-${\mu}m$ CMOS cell library with 100 MHz clock has 284,409 gates and RAM of 62,976 bits, and it is verified by FPGA implementation. The estimated performance depending on code rate and block length is about 82~218 Mbps at 100 MHz@1.8V.
Keywords
LDPC; improved normalized min-sum algorithm(INMS); error correction code; WiMAX; WLAN;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 R. Gallager, "Low-Density Parity-Check Codes," IRE Trans. Info. Theory, vol. IT-8, pp. 21-28, Jan. 1962.
2 D.J.C. MacKay and R. M. Neal, "Near Shannon limit performance of low density parity check codes," IEE Electronic Letter, vol. 32, no. 18, pp. 1645-1646, Aug. 1996.   DOI   ScienceOn
3 T. Rhicardson and R. Urbanke, "Efficient Encoding of Low Density Parity-Check Codes," IEEE Trans. Inform. Theory, vol. 47, pp. 638-656, Feb. 2001.   DOI   ScienceOn
4 IEEE 802.16e, Part 16: Air interface for fixed and mobile broadband wireless access systems, IEEE std 802.16e- 2005, Feb. 2006.
5 IEEE 802.11n: Wireless LAN medium access control(MAC) and physical layer(PHY) specification: enhancements for higher throughput, IEEE Std. P802.11n, 2008.
6 F.R. Kschischang, B.J. Frey, and H.A. Loeliger, "Factor graphs and the sum product algorithm," IEEE Trans. on Information Theory, vol. 47, pp. 498-519, Feb., 2001.   DOI   ScienceOn
7 J. Chen and M. Fossorier, "Density evolution for two improved BP-sased decoding algorithms of LDPC codes," IEEE Commun. Letter, vol. 6, pp. 208-210, May, 2002.   DOI   ScienceOn
8 M. Fossorier, M. Mihaljevic and H. Imai, "Reduced complexity iterative decoding of low-density parity check codes based on belief propagation," IEEE Trans. on Commun., vol. 47, pp. 673-680, May 1999.   DOI   ScienceOn
9 T. Rhicardson, M. A. Shokrollahi, and R. Urbanke, "Design of Capacity-Approaching Irregular Low-Density Parity-Check codes," IEEE Trans. Inform. Theory, vol. 47, No. 2, Feb. 2001.
10 Daesun Oh, Parhi. K.K., "Min-Sum Decoder Architectures With Reduced Word Length for LDPC Codes, IEEE Trans. on Circuits and Systems, vol. 57, pp. 105-115, Jan., 2010.   DOI
11 J.H. Seo, H.W. Park, K.W. Shin, "A Design of Sign-magnitude based Multi-mode LDPC Decoder for WiMAX", Journal of the Korea Institute of Information and Communication Engineering, vol. 15, no. 11, pp. 2465-2473, 2011. 11.   과학기술학회마을   DOI
12 Xin-Yu Shih, Cheng-Zhou Zhan, and An-Yeu (Andy) Wu, "An 8.29mm2 52mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13${\mu}m$ CMOS Process," IEEE Journal of Solid-State Circuits, vol. 43, no. 3, March, 2008.
13 Li Ping, W. K. Leung, and Nam Phamdo, "Low density parity check codes with semi-random parity check matrix," IEE Electronics Lett., Nov. 1999.
14 Bo Xiang, Dan Bao, Shuangqu Huang, Xiaoyang Zeng, "A Fully-Overlapped Multi-Mode QC-LDPC Decoder Architecture for Mobile WiMAX Applications," 2010 IEEE Sym. on, pp. 211-212, 2010.
15 Bo Xiang, Xiaoyang Zeng, "A 4.85$mm^2$ 847-955 Mb/s 397mW Dual-Path Fully-Overlapped QC-LDPC Decoder for the WiMAX System in 0.13 um CMOS," IEEE Inter. Conf., July 2010, pp. 225-232, 2010.