1 |
Conistis, Furtner, & Islam, "Static Timing Analysis in Design Compiler and PrimeTime"; BSNUG 2000 Tutorial.
|
2 |
J. Minz, X. Zhao, and S. K. Lim. buffered clock tree synthesis for 3d ics under thermal variations. In Proc. Asia and South Pacific Design Automation Conf., Jan 2008.
|
3 |
T.-Y. Kim and T. Kim. Clock tree embedding for 3d ics. In Proc. Asia and South Pacific Design Automation Conf., Jan 2010.
|
4 |
X. Zhao, D. Lewis, H.-H. S. Lee, and S. K. Lim. Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs. In Proc. Int. Conf. on Computer Aided Design, Nov 2009.
|
5 |
F. Liu. A General Framwwork for Spatial Correlation Modeling in VLSI Design. In Proc. Design Automation Conf., Jun 2007.
|
6 |
Design Compiler User's Guide.
|
7 |
John Hennessy and David Patterson, Computer Architecture : A Quantitative Approach.
|
8 |
Synthesis-749.html, "Preventing Buffers on RESET Line", Solv-Net Article.
|
9 |
Synthesis-835.html, "Reducing Runtime Impact of Highfanout Nets in DesignCompiler", Solv-Net Article
|
10 |
Synthesis-780.html; "Commands for high fanout nets", Solv-Net Article.
|
11 |
Rick Furtner, "High Fanout Without High Stress: Synthesis and Optimization of High-fanout Nets Using Design Compiler," SNUG Boston 2001, 2000.11.
|
12 |
Teng, Siong Kiong, Chye, Chuan Ning, Lim, Mui Liang, Yeap, Cheong Siak, "Advanced Clock Tree Design Implementation Using IC-Compiler CTS Tool," SNUG Singapore 2009.
|