Browse > Article
http://dx.doi.org/10.6109/jkiice.2013.17.8.1885

Electrical properties of nanoscale junctionless p-channel MuGFET at cryogenic temperature  

Lee, Seung-Min (Department of Electronics Engineering, Incheon National University)
Park, Jong-Tae (Department of Electronics Engineering, Incheon National University)
Abstract
In this paper, the electrical properties of nanoscale junctionless p-channel MuGFET at cryogenic temperature have been analyzed experimentally. The experiment was performed using a cryogenic probe station which uses the liquid Helium. It has been observed that the drain current oscillation at low drain voltage and cryogenic temperature was more pronounced in junctionless transistor than in accumulation mode transistor. The reason for more marked oscillation is due to the smaller electrical cross section area of the inversion channel which is formed at the center of silicon film in junctionless transistor. It was also observed that the drain current and maximum transconductance were increased as the measurement temperature increased. This is resulted from the increase of hole mobility and the decrease of the threshold voltage as the measurement temperature increases. The drain current oscillation due to the quantum effects can be occurred up to the room temperature when the device size scales down to the nanometer level.
Keywords
Junctionless MuGFET; Cryogennic temperature; conductance oscillation; mobility; threshold voltage;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M. Souza, M.A. Pavanello, R.D. trevisoli, R.T. Doria, and J.P. Colinge, "Cryogenic operation of junctionless nanowire transistors," IEEE Electron Device Letter, vol.32, no.10, pp.1322-1324, 2011.   DOI   ScienceOn
2 F. Gaensslen, V. Rideout, E. Walker, and J. Walker, "Very small MOSFET's for low temperature operation," IEEE Trans. Electron Devices, vol. 24, no.3, pp.218-229, 1977.   DOI   ScienceOn
3 D.P. Foty, and S.L. Titomber, "Thermal effects in n-channel enhancement MOSFET's operated at cryogenic temperatures," IEEE Trans. Electron Devices, vol. 34, no.1, pp.107-113, 1987.   DOI   ScienceOn
4 J. T. Park and J. P. Colinge "Mutiple-gate SOI MOSFETs: Device design guidelines," IEEE Trans. Electron Devices, vol. 49, no.12, pp2222-2229, 2002.   DOI   ScienceOn
5 J. P. Colinge, C. W. Lee, A. Afzalian, N. Kelleher, B. McCarthy, and R. Murphy, "Nanowire transistors without junction," Nature Nano- technology, vol. 5, no.3, pp. 225-229, 2010.   DOI   ScienceOn
6 C. W. Lee, A. Borne, I. Ferain, A. Afzalian, R. Yan, N. D. Akhavan, P. Razavi and J. P. Colinge, "High- temperature performance of silicon junctionless MOSFETs," IEEE Trans. Electron Devices, vol. 57, no.3, pp.620-625, 2010.   DOI   ScienceOn
7 J.P. Colinge, A.J. Quinn, L. Floyd, G. Redmond, J.C. Alderman, W. Xiong, C.R. Cleavelin, T. Schulz, K. Schruefer, G. Knoblinger, and P. Patruno, "Low temperature electron mobility in Trigate SOI MOSFETs," IEEE Electron Device Letter, vol.27, no.2, pp.120-122, 2006.   DOI   ScienceOn
8 J.P. Colinge, W. Xiong, C.R. Cleavelin, T. Schulz, K. Schrufer, K. Matthew, and P. Patruno, "Room temperature low dimensional effects in Pi-gate SOI MOSFETs," IEEE Electron Device Letter, vol.27, no.9, pp.775-777, 2006.   DOI   ScienceOn
9 J. T. Park, J.Y. Kim, C.W. Lee, and J.P. Colinge, "Low temperature conductance oscillation in junctionless nanowire transistors," Applied Physics Letters, vol.97, P.172101, 2010.   DOI   ScienceOn