1 |
R. Gallager, "Low-Density Parity-Check Codes," IRE Trans. Info. Theory, vol. IT-8, pp. 21-28, Jan. 1962.
|
2 |
D.J.C. MacKay and R. M. Neal, "Near Shannon limit performance of low density parity check codes," IEE Electronic Letter, vol. 32, no. 18, pp. 1645-1646, Aug. 1996.
DOI
ScienceOn
|
3 |
T. Rhicardson and R. Urbanke, "Efficient Encoding of Low Density Parity-Check Codes," IEEE Trans. Inform. Theory, vol. 47, pp. 638-656, Feb. 2001.
DOI
ScienceOn
|
4 |
IEEE 802.16e, Part 16: Air interface for fixed and mobile broadband wireless access systems, IEEE std 802.16e-2005, Feb. 2006.
|
5 |
IEEE 802.11n: Wireless LAN medium access control(MAC) and physical layer(PHY) specification: enhancements for higher throughput, IEEE Std. P802.11n, 2008.
|
6 |
서진호, 박해원, 신경욱, "Sign-magnitude 수체계 기 반의 WiMAX용 다중모드 LDPC 복호기 설계",한국정보통신학회 논문지, 제15권 11호, pp.2465- 2473, 2011. 11
|
7 |
Xin-Yu Shih, Cheng-Zhou Zhan, and An-Yeu (Andy) Wu, "A 7.39mm2 76mW (1944, 972) LDPC Decoder Chip for IEEE 802.11n Applications," IEEE Asian Solid-State Circuits Conference, Fukuoka, Japan, November 3-5, 2008
|
8 |
K. Gunnam, G. Choi, W. Wang, and M. Yeary, "Multi-rate layered decoder architecture for block LDPC codes of the IEEE 802.11n wireless standard," IEEE Intern. Symp. on Circuits and Systems, ISCAS, pp. 1645-1648, May 2007.
|
9 |
K. Zhang, X. Huang, and Z. Wang, "High- throughput layered decoder implementation for Quasi-Cyclic LDPC codes," IEEE J. Selected Areas in Communications, vol. 27, no. 6, pp. 985-994, Aug. 2009.
DOI
ScienceOn
|
10 |
C.-H. Liu, S.-W. Yen, C.-L.Chen, H.-C. Chang, C.-Y. Lee, Y.-S. Hsu, and S.-J.Jou, "An LDPC decoder chip based on self-routing network for IEEE 802.16e applications," IEEE J. Solid- State Circuits, vol. 43, no. 3, pp. 684-694, Mar. 2008.
DOI
ScienceOn
|