Browse > Article
http://dx.doi.org/10.6109/jkiice.2012.16.7.1455

Design of High-Reliability eFuse OTP Memory for PMICs  

Yang, Huiling (창원대학교)
Choi, In-Wha (창원대학교)
Jang, Ji-Hye (창원대학교)
Jin, Liyan (창원대학교)
Ha, Pan-Bong (창원대학교)
Kim, Young-Hee (창원대학교)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.16, no.7, 2012 , pp. 1455-1462 More about this Journal
Abstract
In this paper, a BCD process based high-reliability 24-bit dual-port eFuse OTP Memory for PMICs is designed. We propose a comparison circuit at program-verify-read mode to test that the program datum is correct by using a dynamic pseudo NMOS logic circuit. The comparison result of the program datum with its read datum is outputted to PFb (pass fail bar) pin. Thus, the normal operation of the designed OTP memory can be verified easily by checking the PFb pin. Also we propose a sensing margin test circuit with a variable pull-up load out of consideration for resistance variations of programmed eFuse at program-verify-read mode. We design a 24-bit eFuse OTP memory which uses Magnachip's $0.35{\mu}m$ BCD process, and the layout size is $289.9{\mu}m{\times}163.65{\mu}m$ ($=0.0475mm^2$).
Keywords
PMIC; eFuse; Program-verify-read mode; Comparison circuit; High-reliability;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 S. H. Kulkarni et al., "A 4kb metal-fuse OTP-ROM macro featuring a 2V programmable 1.37${\mu}m$2 1T1R bit cell in 32nm high-k metal-gate CMOS," IEEE Solid-State Circuits, vol. 45, no. 4, pp. 863-868, April 2010   DOI   ScienceOn
2 J. Safran, A. Leslie, et al., "A compact eFuse programmable array memory for SOI CMOS," Symposium on VLSI Circuits, pp. 72-73, June 2007.
3 N. Robson et al., "Electrically programmable fuse (eFuse): From memory redundancy to autonomic chip," Proceedings of Custom Integrated Circuits Conference, pp. 799-804, Sep. 2007.
4 M. Alavi et al., "A PROM element based on salicide agglomeration of poly fuses in a CMOS logic process," IEEE International Electron Devices Meeting, pp. 855-858, Dec. 1997.
5 J. H. Kim et al., "Design of 1-Kb eFuse OTP memory IP with reliability considered," Journal of Semiconductor Technology and Science, vol. 11, no. 2, pp. 88-94, June, 2011.   DOI   ScienceOn
6 J. H. Jang et al., "Design of an 8-bit differential paired eFuse OTP memory IP reducing sensing resistance," J. Cent. South Univ., vol. 19, no. 1, pp. 168-173, January 2012.   DOI   ScienceOn