Design of High-Reliability eFuse OTP Memory for PMICs |
Yang, Huiling
(창원대학교)
Choi, In-Wha (창원대학교) Jang, Ji-Hye (창원대학교) Jin, Liyan (창원대학교) Ha, Pan-Bong (창원대학교) Kim, Young-Hee (창원대학교) |
1 | S. H. Kulkarni et al., "A 4kb metal-fuse OTP-ROM macro featuring a 2V programmable 1.372 1T1R bit cell in 32nm high-k metal-gate CMOS," IEEE Solid-State Circuits, vol. 45, no. 4, pp. 863-868, April 2010 DOI ScienceOn |
2 | J. Safran, A. Leslie, et al., "A compact eFuse programmable array memory for SOI CMOS," Symposium on VLSI Circuits, pp. 72-73, June 2007. |
3 | N. Robson et al., "Electrically programmable fuse (eFuse): From memory redundancy to autonomic chip," Proceedings of Custom Integrated Circuits Conference, pp. 799-804, Sep. 2007. |
4 | M. Alavi et al., "A PROM element based on salicide agglomeration of poly fuses in a CMOS logic process," IEEE International Electron Devices Meeting, pp. 855-858, Dec. 1997. |
5 | J. H. Kim et al., "Design of 1-Kb eFuse OTP memory IP with reliability considered," Journal of Semiconductor Technology and Science, vol. 11, no. 2, pp. 88-94, June, 2011. DOI ScienceOn |
6 | J. H. Jang et al., "Design of an 8-bit differential paired eFuse OTP memory IP reducing sensing resistance," J. Cent. South Univ., vol. 19, no. 1, pp. 168-173, January 2012. DOI ScienceOn |