Browse > Article
http://dx.doi.org/10.6109/jkiice.2012.16.4.759

Formation and Properties of Electroplating Copper Pillar Tin Bump  

Soh, Dea-Wha (명지대학교, 한국과학기술정보원)
Abstract
Copper Pillar Tin Bump (CPTB) was investigated for high density chip interconnect technology development, which was prepared by electroplating and electro-less plating methods. Copper pillar tin bumps that have $100{\mu}m$ pitch were introduced with fabrication process using a KM-1250 dry film photoresist (DFR), with copper electroplating for Copper Pillar Bump (CPB) formation firstly, and then tin electro-less plating on it for control oxidation. Electric resistivity and mechanical shear strength measurements were introduced to characterize the oxidation effects and bonding process as a function of thermo-compression. Electrical resistivity increased with increasing oxidation thickness, and shear strength had maximum value with $330^{\circ}C$ and 500 N at thermo-compression process. Through the simulation work, it was proved that the CPTB decreased in its size of conduction area as time passes, however it was largely affected by the copper oxidation.
Keywords
tin layer; oxidation barrier; copper pillar bump; interconnection; shear strength;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Robert Doering, Yoshio Nishi, "Semicon- ductor Manufacturing Technology", CRC Press, Ch. 32-2, 2008.
2 T. Wang, F. Tung, L. Foo, V. Dutta, "Studies on A Novel Flip-Chip Interconnect Structure Pillar Bump", Electronic Components and Technology Conference, pp. 945-949, 2001.
3 A. Yeoh, M. Chang, C. Pelto, Tzuen-Luh Huang, S. Balakrishnan, G. Leatherman, S. Agraharam, Guotao Wang, Zhiyong Wang, D. Chiang, P. Stover, P. Brandenburger, "Copper die bumps (first level interconnect) and low-K dielectrics in 65nm high volume manufac- turing", Electronic Components and Technology Conference, pp.1611-1615, 2006.
4 E. T. Ogawa, K-D Lee, "Electro- migration reliability issues in dual-damascene Cu interconnections", IEEE Transaction on reliability, vol. 51, pp. 403-419, 2002.   DOI   ScienceOn
5 이성주, "헐셀과 도금의 평가", 참기획, 2007.
6 왕리, 지영주, 소대화, 홍상진, "Real-time Monitoring of Copper Electroplating for Semiconductor Interconnect", 한국진공학회 2010년 동계학술대회, 강원도 평창, 2010.
7 Yi-Shao Lai, Kuo-Ming Chen, Chiu-Wen Lee, Chin-Li Kao, Yu-Hsiu Shao, "Electronic Packaging Technology Conference", Proceedings of 7th, vol. 2, pp.786-791, 2005.
8 왕리, 정원철, 조일환, 홍상진, 황재룡, 소대화, "반도체공정에서 구리기둥주석범프의 전해도금 형성과 특성", 한국해양정보통신학회, 2010 추계종합학술대회논문집, 14권 2호, p726-729, 2010.