1 |
Robert Doering, Yoshio Nishi, "Semicon- ductor Manufacturing Technology", CRC Press, Ch. 32-2, 2008.
|
2 |
T. Wang, F. Tung, L. Foo, V. Dutta, "Studies on A Novel Flip-Chip Interconnect Structure Pillar Bump", Electronic Components and Technology Conference, pp. 945-949, 2001.
|
3 |
A. Yeoh, M. Chang, C. Pelto, Tzuen-Luh Huang, S. Balakrishnan, G. Leatherman, S. Agraharam, Guotao Wang, Zhiyong Wang, D. Chiang, P. Stover, P. Brandenburger, "Copper die bumps (first level interconnect) and low-K dielectrics in 65nm high volume manufac- turing", Electronic Components and Technology Conference, pp.1611-1615, 2006.
|
4 |
E. T. Ogawa, K-D Lee, "Electro- migration reliability issues in dual-damascene Cu interconnections", IEEE Transaction on reliability, vol. 51, pp. 403-419, 2002.
DOI
ScienceOn
|
5 |
이성주, "헐셀과 도금의 평가", 참기획, 2007.
|
6 |
왕리, 지영주, 소대화, 홍상진, "Real-time Monitoring of Copper Electroplating for Semiconductor Interconnect", 한국진공학회 2010년 동계학술대회, 강원도 평창, 2010.
|
7 |
Yi-Shao Lai, Kuo-Ming Chen, Chiu-Wen Lee, Chin-Li Kao, Yu-Hsiu Shao, "Electronic Packaging Technology Conference", Proceedings of 7th, vol. 2, pp.786-791, 2005.
|
8 |
왕리, 정원철, 조일환, 홍상진, 황재룡, 소대화, "반도체공정에서 구리기둥주석범프의 전해도금 형성과 특성", 한국해양정보통신학회, 2010 추계종합학술대회논문집, 14권 2호, p726-729, 2010.
|