1 |
Y. D. Wu, C. M. Lai, C. C. Lee and P. C. Huang, "A quantization error minimization method using DDS-DAC for wideband fractional-N frequency synthesizer," IEEE J, Solid-State Circuits, vol. 45, pp. 2283-2291, Nov. 2010.
|
2 |
B. Razavi, RF Microelectronics, Prentice Hall PTR, 1998.
|
3 |
최영식, 오정대, 최혁환, "자기잡음제거 전압제어 발진기를 이용한 위상고정루프", 대한전자공학회논문지-TC, 제 47권, 제 8호, pp. 47-52, 2010. 8.
|
4 |
B. Razavi, "Challenges in the design of frequency synthesizers for wireless applications," in Proc. IEEE Custom Integrated Circuits Conf., pp. 395-402. 1997.
|
5 |
T. A. D. Riley, M. A. Copeland, and T. A. Kwasniewski, "Delta-sigma modulation in fractional -N frequency synthesis," IEEE J, Solid state Circuits, vol.35, pp. 1453-1460, Oct. 2000.
DOI
ScienceOn
|
6 |
W, Rhee, B. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-bit third-order - modulator," IEEE J, Solid-State Circuits, vol. 35, pp. 1453-1460, Oct. 2000.
DOI
ScienceOn
|
7 |
S. E. Meninger and M. H. Perrot, "A fractional-N synthesizer architecture utilizing a mismatch compensated PFD/DAC structure for reduced quantization-induced phase noise," IEEE Trans. Circuits Syst. II, vol. 50, pp. 839-848, Nov. 2003.
DOI
|
8 |
S. Pamarti, L. Jansson, and I. Galton, "A wideband 2.4-GHz delta-sigma fractional-N PLL with 1-Mb/s in-loop modulation," IEEE J, Solid-State Circuits, vol. 39, pp. 49-62, Jan. 2004.
DOI
ScienceOn
|