Browse > Article
http://dx.doi.org/10.6109/jkiice.2012.16.10.2143

A Study on Horizontal Shuffle Scheduling for High Speed LDPC decoding in DVB-S2  

Lim, Byeong-Su (한국해양대학교)
Kim, Min-Hyuk (한국해양대학교)
Jung, Ji-Won (한국해양대학교)
Abstract
DVB-S2 employs LDPC codes which approach to the Shannon's limit, since it has characteristics of a good distance, error floor does not appear. Furthermore it is possible to processes full parallel processing. However, it is very difficult to high speed decoding because of a large block size and number of many iterations. This paper present HSS algorithm to reduce the iteration numbers without performance degradation. In the flooding scheme, the decoder waits until all the check-to-variable messages are updated at all parity check nodes before computing the variable metric and updating the variable-to-check messages. The HSS algorithm is to update the variable metric on a check by check basis in the same way as one code draws benefit from the other. Eventually, LDPC decoding speed based on HSS algorithm improved 30% ~50% compared to conventional one without performance degradation.
Keywords
DVB-S2; Horizontal Shuffle Scheduling(HSS); CNU(Check Node Update); BNU(Bit Node update);
Citations & Related Records
연도 인용수 순위
  • Reference
1 R. G. Gallager, "Low-Density Parity-Check Codes," IRE trans. information theory, vol.8, PP.21-28,1962.   DOI   ScienceOn
2 D. J. C. Mackay and R. M. Neal, "Near Shannon Limit Performance of Low-Density Parity-Check Codes," Electron. Letter, Vol.32, PP. 1645-1646,Aug.1996.   DOI   ScienceOn
3 Digital Video Broadcasting(DVB). "Second generation framing structure, channel coding and modulation systems for broadcasting, interactive services, news gathering and other broadband satellite applications (DVB-S2)." European Standard (Telecommunications series) ETSI EN 302 307 V1.2.1(2009-08),2009.
4 Arthur S., Francois V., David D., Pascal U." DVB-S2 compliant LDPC decoder integrating Horizontal Shuffle Scheduling,", ISPACS2006, pp. 1013-1016.
5 M. Gomes, G. Falcao, V. Silva, V. Ferreira, A. Sengo, and M. Falcao. "Flexible parallel architecture for DVBS2 LDPC decoders." In Global Telecommunications Conference, 2007. GLOBECOM'07. IEEE, pages 3265-3269, Washington, USA, November 2007.