1 |
M.Nakajima and M.kameyama,"Design of Highly Parallel Linear Digital System for ULSI Processors", IEICE Trans, vol. E76-C, no. 7, pp. 1119-1125, Jul. 1993.
|
2 |
M.Nakajima and M.Kameyama,"Design of Highly Parallel Linear digital Circuits based on Symbol-Level Redundancy", IEEE Proc. 26th ISMVL, pp. 104-109, May. 1996.
|
3 |
S.mitra, N.R.Saxena, and E.JMcClusky,"Efficient Design Diversity Estimation for Combinational Circuits," IEEE Trans.on Computers, pp1483-1492, Vol.53, No.11, Nov., 2004
DOI
ScienceOn
|
4 |
D.Lee A.A.Gaffar, O.Mencer, and W.Luk, "Optimization Hardware Function Evaluation," IEEE Trans., Computers, Vol.54, No.12, pp.1520-1531, Dec., 2005.
DOI
ScienceOn
|
5 |
R.J.Wilson and J.J.Watkins, GRAPH An Introductory Approach, John Wiley & Sons, Inc. 1990.
|
6 |
Douglas B.West, Introduction to Graph Theory, Prentice Hall, Inc. 2006.
|
7 |
E.Artin, Galois Theory, NAPCO Graphic arts, Inc., Wilconsin. 2007.
|
8 |
Robert J.McEliece, Finite Fields for Computer Scientists and Engineers, Kluwer Academic Publisher, 2000.
|