1 |
M.M. Mansour and N.R. Shanbhag, "High- throughput LDPC decoders," IEEE Trans. Very Large Scale Integration(VLSI) Syst., vol. 11, no. 6, pp. 976-996, Dec. 2003.
DOI
ScienceOn
|
2 |
T. Zhaizg, Z. Wang and K.K. Parhi, "On finite precision implementation of low density parity check codes decoder," Proc. of IEEE International Symp. on Circuits and Systems(ISCAS), vol. 4, pp. 202-205, 2001.
|
3 |
박해원, 나영헌, 신경욱, "IEEE 802.11n WLAN용 다중모드 LPDC 복호기의 최적 설계조건 분석", 한국해양정보통신학회 논문지, 제15권 2호, pp. 432-438, 2011. 2.
|
4 |
M. Fossorier, M. Mihaljevic and H. Imai, "Reduced complexity iterative decoding of low-density parity check codes based on belief propagation," IEEE Trans. Commun., vol. 47, pp. 673-680, May. 1999.
DOI
ScienceOn
|
5 |
F. Zarkeshvari and A. Banihashemi, "On implementation of min-sum algorithm for decoding low-density parity-check (LDPC) codes", Proc. of IEEE GLOBECOM, vol. 2, pp. 1349-1353, Nov. 2002.
|
6 |
A.J. Blanksby and C.J. Howland, "A 690- mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check codes decoder," IEEE J. of Solid-State Circuits, vol. 37, no. 3, pp. 404-412, Mar. 2002.
DOI
ScienceOn
|
7 |
G. Masera, F. Quaglio, and F. Vacca, "Implementation of flexible LDPC decoder," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 6, pp. 542-546, Jun. 2007.
DOI
ScienceOn
|
8 |
D. Bao, B. Xiang, R. Shen, A. Pan, Y. Chen, and X. Zeng, "Programmable Archi- tecture for Flexi-Mode QC-LDPC Decoder Supporting Wireless LAN/MAN Application and Beyond," IEEE Trans. on Circuits and Systems-I, vol. 57, no. 1, pp. 125-138, Jan. 2010.
DOI
ScienceOn
|
9 |
R.M. Tanner, "A recursive approach to low complexity codes," IEEE Trans. on Inform. Theory, vol. 27, no. 5, pp. 533-547, Sep. 1981.
DOI
|
10 |
M.M. Mansour and N.R. Shanbhag, "A 640- Mb/s 2048-bit programmable LDPC decoder chip," IEEE J. of Solid-State Circuits, vol. 41, no. 3, pp. 684-698, Mar. 2006.
DOI
ScienceOn
|
11 |
X.Y. Shih, C.Z. Zhan, C.H. Lin, and A.Y. Wu, "An 8.29mm 52mW multi-mode LDPC decoder design for mobile WiMAX system in 0.13um CMOS process," IEEE J. of Solid-State Circuits, vol. 43, no. 3, pp. 672-683, Mar. 2008.
DOI
ScienceOn
|
12 |
J. Cho, N.R. Shanbhag, W. Sung, "Low- power implementation of a high-throughput LDPC decoder for IEEE 802.11N standard," IEEE workshop on Signal Processing Systems(SiPS 2009), pp. 40-45, 2009.
|
13 |
M. Karkooti, P. Radosavljevic and J.R. Cavallaro, "Configurable, high throughput, irregular LDPC decoder architecture: trade- off analysis and implementation," Proc. of Application-Specific Systems, Architectures and Processors(ASAP), pp. 360-367, 2006.
|
14 |
IEEE 802.11n: Wireless LAN medium access control(MAC) and physical layer (PHY) specifications: enhancements for higher throughput, IEEE Std. P802.11n/D7.0, 2008.
|
15 |
IEEE 802.16e, Part 16: Air interface for fixed and mobile broadband wireless access systems, IEEE std 802.16e-2005, Feb. 2006.
|
16 |
DVB-S2 Draft ETSI EN 302 307 V1.1.1 (2004-06), ETSI
|
17 |
T.J. Richardson and R.L. Urbanke, "The capacity of low-density parity-check code under message-passing decoding," IEEE Trans. Inform. Theory, vol. 47, pp. 599-618, Feb. 2001.
DOI
ScienceOn
|
18 |
R.G. Gallager, Low-Density Parity-Check Codes, IRE Trans. Inform. Theory, pp. 21- 28, vol. 8, no. 1, Jan. 1962.
DOI
ScienceOn
|
19 |
D.J.C. MacKay and R. M. Neal, "Near Shannon limit performance of low density parity check codes," IEE Electronic Letter, vol. 32, no. 18, pp. 1645-1646, Aug. 1996.
DOI
ScienceOn
|