Browse > Article
http://dx.doi.org/10.6109/jkiice.2011.15.1.115

Analysis on Power Consumption Characteristics of SHA-3 Candidates and Low-Power Architecture  

Kim, Sung-Ho (한양대학교 공과대학 융합전자공학부)
Cho, Sung-Ho (한양대학교 공과대학 융합전자공학부)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.15, no.1, 2011 , pp. 115-125 More about this Journal
Abstract
Cryptographic hash functions are also called one-way functions and they ensure the integrity of communication data and command by detecting or blocking forgery. Also hash functions can be used with other security protocols for signature, authentication, and key distribution. The SHA-1 was widely used until it was found to be cryptographically broken by Wang, et. al, 2005. For this reason, NIST launched the SHA-3 competition in November 2007 to develop new secure hash function by 2012. Many SHA-3 hash functions were proposed and currently in review process. To choose new SHA-3 hash function among the proposed hash functions, there have been many efforts to analyze the cryptographic secureness, hardware/software characteristics on each proposed one. However there are few research efforts on the SHA-3 from the point of power consumption, which is a crucial metric on hardware module. In this paper, we analyze the power consumption characteristics of the SHA-3 hash functions when they are made in the form of ASIC hardware module. Also we propose power efficient hardware architecture on Luffa, which is strong candidate as a new SHA-3 hash function. Our proposed low power architecture for Luffa achieves 10% less power consumption than previous Luffa hardware architecture.
Keywords
Hash function; security; SHA-3; hardware complexity; power consumption;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Power estimation tutorial with Synopsys tools, http://www.tkt.cs.tut.fi/tools/public/tutorials/synopsys/ pwr_est/gspe.html#rtl_pwr_est_flow
2 Synopsys, "Power Compiler User Guide", https://solvnet.synopsys.com/dow_retrieve/E-2010.09/ ni/power.html#Power%20Compiler
3 K.Kobayashi, J.Ikegami, S. Matsuo, Evaluation of Hardware Performance for the SHA-3 Candidates Using SASEBO-GII, http://www.iacr.org
4 http://www.synopsys.com, Power Compiler Reference Manual
5 Kris Gaj, Ekawat Homsirikamol, Marcin Rogawski: Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs. CHES 2010: 264-278
6 D. Soundris, C.Piquet, C Goutis, Designing CMOS Circuits for Low Power, Springer Verlag, 2010.
7 Cryptographic Hash Project, available at http://csrc.nist.gov/groups/ST/hash/index.html