1 |
H.Wu,"Bit-parallel polynomial basis multiplier for new classes of finite fields," IEEE Trans. Comput. pp.1023-1031, vol.57, Aug. 2008.
DOI
ScienceOn
|
2 |
E.Artin, Galois Theory, NAPCO Graphic arts, Inc., Wisconsin.1971.
|
3 |
R.J.McEliece, Finite Fields for Computer Science and Engineers, Kluer Academic Publishers, 1987.
|
4 |
E.J.McClusky, Logic Design Principles, Prentice-Hall, 1986.
|
5 |
D.Lee, A.Abuda Gaffar, O.Mencer, and W.Luk, "Optimizing hardware function evaluation," IEEE Trans. Comput. pp.1520-1531, vol.54, Dec. 2005.
DOI
ScienceOn
|
6 |
R.E.Blahut, Fast Algorithms for Digital Signal Processing, Addison-Wesley Publishing Company, Inc., 1985.
|
7 |
I.F.Blake,Algebraic Coding Theory:History and Development, Down, Hutchinson & Ross, Inc., Stroudburg, Pennsylvania,1973.
|
8 |
M.E.Kaihara and N.Takagi,"A hardware algorithm for modular multiplication/division," IEEE Trans. Comput. pp.12-21, vol.54, Jan. 2005.
DOI
ScienceOn
|
9 |
David Green, Modern Logic Design, Addison-Wesley Publishing Company, 1986.
|