1 |
김종철, 서기범(2008), "H.264 Encoder Hardware Chip 설계", 한국해양정보통신학회 추계종합학술대회, Oct. 2008
|
2 |
Xilinx Memory Interface Generator (MIG) User Guide
|
3 |
Joint Video Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/lEC 14496-10 AVC, May 2003.
|
4 |
Micron double data rate sdram, 512Mb_DDR_x4x8x16_D1.fm-512Mb DDR: Rev. L; Core DDR Rev. A 4/07 EN.
|
5 |
Yu-Wen Huang, Bing-Yu Hsieh, Tung-Chien Chen, and Liang-Gee Chen, " Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL.15, NO.3, MARCH 2005
|
6 |
An Efficient Hardware Architecture of Intra Prediction and TQ/IQIT Module for H.264 Encoder Kibum Sub, Seongmo Park, and Hanjin Cho, ETRI Journal, vol.27, no.5, Oct. 2005, pp.511-524.
과학기술학회마을
DOI
ScienceOn
|