Browse > Article
http://dx.doi.org/10.6109/JKIICE.2009.13.9.1851

A Study of FPGA Modul Algorithm consider the Power Consumption for Digital Technology  

Youn, Choong-Mo (서일대학 정보전자과)
Kim, Jae-Jin (극동정보대학 컴퓨터정보과)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.13, no.9, 2009 , pp. 1851-1857 More about this Journal
Abstract
In this paper, reuse module generation algorithm consider the power consumption for FPGA technology mapping is proposed. To proposed algorithm is RT library generating algorithm consider power consumption for reuse module using FPGA technology mapping. In the first, selected FPGA for power consumption calculation. Technology mapping process have minimum total power consumption consider LUT's constraint in selected FPGA. A circuit into device by selected proper modules of allocation result for power consumption constraint using data.
Keywords
FPGA;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 S. Devadas, S. malik, "A Survey of Optimization Techniques Targeting Low Power VLSI Circuits", in Proc. 32nd DAC, pp.242-247, June 1995
2 A. Chandrakasan, T. Sheng, and R. Brodersen, "Low Power CMOS Digital Design", Journal of Solid State Circuits, vol. 27, no. 4, pp. 473-484, April 1992   DOI   ScienceOn
3 A. Chandarksan et al., "HYPER-LP: A System fo Power Minimization Using Architecture Transformation," in Proc. ICCAD, Nov. 1992, pp.300-303
4 윤충모, 김재진 "FPGA 기술 매핑을 위한 소모젼럭을 고려한 재샤용 알고리즘 연구" 한국해양정보통신학회 논문집 11권 12호 , pp. 2306-2310, 2007
5 윤충모, 김희석, "시간적 조건에서 실행 시간을 개선한 CPLD 기술 매핑 알고리즘 개발", 한국 OA 학회 논문집 vol 4권 3호, pp. 35-46, 1999
6 김재진, 이관형, "시간제약 조건과 면적을 고려한 효율적인 CPLD 기술 매핑", 한국컴퓨터정보학회 논문집 제10권 제3호, pp. 11-18, 2005
7 S. ErColani et al., "Testability measures in pseudorandom testing", IEEE Trans. Conputer-Aided Design., vol. 11, pp. 794-800, 1992, June   DOI   ScienceOn
8 J. Chang, "Register Allocation and Binding for Low Power", in Proc. 32nd DAC, June 1995, pp.29-35
9 Jae-Jin Kim, Hi-Seok Kim, Chi-Ho Lin, "A New Technology Mapping for CPLD under the time constraint" ASP-DAC, pp.235-238, January 2001
10 The MACH 4 Family Data Sheet, Advanced Micro Devices, 1996
11 J. Cong and Y. Ding, "FlowMap : An 'Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs", IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, Vol. 13, No. 1, January 1994, pp. 1-11   DOI   ScienceOn
12 김재진, 이관형, "상관관계에 위한 CLB 구조의 CPLD 저전력 기술 매핑 알고리즘", 한국컴퓨터정보학회 논문집 제10권 제2호, pp.49-57, 2005
13 P. Landman, " Power Estimation of High-Level Synthesis", in Proc. European DAC, Feb. 1993, pp.361-366
14 R. Martin, "Power-Profiler : Optimizing ASICs Power Consumption at the Behavioral Level," in Proc. 32nd DAC, June 1995, pp.42-47