1 |
Yoshiaki Et al, "Accelerated Negative- Bias Temperature Degradation in Low-Temperature Polycrystalline-Silicon p-Channel TFTs under Dynamic Stress" IEEE Trans. on ED Vol. 54, No.9, pp. 2451-2459, Sep. 2007
|
2 |
Vicas Rana et al, "Dependence of Single- Crystalline Si-TFT Characteristics on the Channel Position Inside a Location-Controlled Grain" IEEE Trans. on Electron Devices Vol. 52, No.12, pp. 2622-2628, Dec. 2005
DOI
ScienceOn
|
3 |
Kow-Ming Chang, Gin-Ming Lin "Effect of Channel- Width Widening on a Poly-Si Thin-Film Transistor Structure in the Linear Region" IEEE Trans. on ED Vol.54, No.9, pp.2418-2425, 2007
DOI
ScienceOn
|
4 |
E.S.Jung,Y.J.Lee, "The Analysis of Degradation Characteristics in Poly-Silicon Thin Film Transistor Formed by Solid Phase Crystallization" Journal of KIEEME. Vol. 16, No. 1, pp26-32, 2003
|
5 |
C. Yoo, D. J. Kim and K.L. Lee "Threshold voltage and mobility mismatch compensated analogue buffer for driver- integrated poly-Si TFT LCD" Electronics Letters 20th January 2005 Vol.41, No.2, pp.138-139, 2005
|
6 |
J. S Yuan; et al "Evaluation of Hot-Electron Effect on LDMOS Device and Circuit Performances" IEEE ED. Vol.55, pp.1519-1523, June 2008
DOI
ScienceOn
|