1 |
B.Yu,L.Chang, S.Ahmed, H.Wang, S.Bell, C.Yang, C.Tabery, C.Ho, Q.Xiang, T.King, J.Bokor, C.Hu, M.Lin, D.Kyser,"FinFET Scaling to 10nm Gate Length," IEDM, San Francisco, CA, 2002
|
2 |
Q.Chen, B.Agrawal, J.D.Mein이, "A Compre -hensive Analytical Subthreshold Swing(S) Model for Double-Gate MOSFETs," IEEE Trans. Electron Devices, vol. 49, no.6, pp.1086-1090, Jun, 2002
DOI
ScienceOn
|
3 |
H.K.Jung and S.Dimitrijev,"Analysis of Subthreshold Carrier Transport for Ultimate Double Gate MOSFET," IEEE Trans. Electron Devicesm, vol. 53, no.4, to be published, 2006
|
4 |
D.Munteanu and J.L.Autran,"Two-dimensional modeling of quantum ballistic transport in ultimate double-gate SOI devices," Solid-State Electronics, vol.47, pp.1219-1225, 2003
DOI
ScienceOn
|
5 |
X.Huang, W.C..Lee, C.Kuo et al. "Sub-50nm P-Channel Fin FET,"IEEE Trans. Electron Devices, col. 48, no.5, 2001
|
6 |
F.L.Yang, H.Y.Chen, C.C.Huang, C.Y.Chang, H.K.Chiy, C.C.Lee et al. "25nm CMOS Omega FETs,"IEDM, pp.255-258, 2002
|
7 |
H.R.Huff and P.M.Zeitzoff, "The Ultimate CMOS Device:A 2003 Perspective, "the 2003 International Conference on Characterization and Metrology for ULSI Technology, pp.1-16, Austin,Texas,2003
|