1 |
M. Soma, "Fault Coverage of DC Parametric Tests for Embedded Analog Amplifiers", Proceedings of IEEE International Test Conference, pp.566-573, 1993
|
2 |
R. Kheriji, V. Danelon, J. L. Carbonero and S. Mir, "Optimizing Test Sets for a Low Noise Amplifier with a Defect-Oriented Approach", DATE'05, vol.1, pp.170-171, 2005
|
3 |
Irith Pomeranz, Sudhakar M. Reddy, "A DELAY FAULT MODEL FOR AT-SPEED FAULT SIMULATION AND TEST GENERATION," ICCAD'06, pp. 89-95, 2006
|
4 |
J. Dabrowski, "BiST Model for IC RF-Transceiver Front-End", Proceeding of Design for Testability '03, pp.295-302, 2003
|
5 |
P. N. Variyam and A. Chatterjee, "Enhancing Test Effectiveness for Analog Circuits Using Synthesized Measurements", Proc. VLSI Test Symposium, pp.132-137, 1998
|
6 |
P. N. Variyam and A. Chatterjee, " Test Generation for Comprehensive Testing of Linear Analog Circuits Using Transient Response Sampling," Int. Conference on Computer Aided Design, pp.382-385, 1997
|
7 |
C. Yu, J. S. Yuan and H. Yang, "MOSFET Linearity Performance Degradation Subject to Drain and Gate Voltage Stress", IEEE Transactions on Device and Materials Reliability, vol.4, pp.681-689, Dec. 2004
DOI
ScienceOn
|
8 |
Q. Li, J. Jhang, W. Li, J. S. Yuan, Y. Chen and A. S. Oates, "RF Circuit Performance Degradation Due to Soft Breakdown and Hot-Carrier Effect in Deep-Submicrometer CMOS Technology", IEEE Transactions on Microwave Theory Tech., vol.49, pp.1546-1551, Sept. 2001
DOI
ScienceOn
|
9 |
R. Voorakaranam and A. Chatterjee, "Test Generation for Accurate Prediction of Analog Specifications," Proceeding of VLSI Test Symposium, pp.137-142, 2000
|
10 |
R. Voorakaranam, S. Cherubal and A. Chatterjee, "A Signature Test Framework for Rapid Production Test of RF Circuits", Proceedings of Design Automation and Test in Europe, pp.186-191, 2002
|
11 |
L. Milor and A. S. Vincentelli, "Minimizing Production Test Time to Detect Faults in Analog Integrated Circuits", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol.13, no.6, pp.796-813, June, 1994
DOI
ScienceOn
|
12 |
S. D. Huss, R. S. Gyurcsic, and J. J. Paulos, "Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time," Proceedings of Design Automation Conference, pp.494-499, 1991
|
13 |
Erkan Acar and Sule Ozen, "Defect-Based RF Testing Using a New Catastrophic Fault Model," ITC, paper 17.3, 2005
|
14 |
J. Gyvez, G. Gronthoud and R. Amine, "VDD Ramping Testing for RF Circuits," Int. Test Conference'03, pp.651-658, 2003
|
15 |
A. Balivada, J. Chen and J. A. Abraham, "Analog Testing with Time Response Parameters," IEEE Design and Test of Computers, pp.18-25, vol.13, 1996
DOI
ScienceOn
|
16 |
R. H. Beurze, Y. Xing, R. van Kleef, R. J. W. T. Tangelder and N. Engin, "Practical Implementation of Defect-Oriented Testing for a Mixed-Signal Class-D Amplifier", IEEE European Test Workshop, pp. 28-33, 1999
|
17 |
M. Slamani and B. Kaminska, "Multifrequency Analysis of Faults in Analog Circuits," IEEE Design and Test of Computers, vol.12, no.2, pp.70-80, 1995
|
18 |
S. J. Chang and C. L. Lee, ''Structural Fault Based Specification Reduction for Testing Analog Circuits," Journal of Electronic Testing: Theory and Application 18, pp. 571-581, 2002
DOI
ScienceOn
|
19 |
H. Yang, J. S. Yuan, Y. Liu and E. Xiao, "Effect of Gate Oxide Breakdown on RF Performance", IEEE Trans. Device and Materials Reliability, Vol. 3, pp.93-97, Sept. 2003
DOI
ScienceOn
|
20 |
B. Atzema and T. Zwemstra, "Exploit Analog IFA to Improve Specification Based Tests", Proceedings of European Design and Test Conference, pp.542-546, 1996
|