Browse > Article
http://dx.doi.org/10.6109/jkiice.2008.12.11.2045

A design of High-Profile Intra Prediction module for H.264  

Suh, Ki-Bum (우송대학교 철도전기정보통신학과)
Lee, Hye-Yoon (우송대학교 철도전기정보통신학과)
Lee, Yong-Ju (우송대학교 철도전기정보통신학과)
Kim, Ho-Eui (우송대학교 철도전기정보통신학과)
Abstract
In this paper, we propose an novel architecture for H.264 High Profile Encoder Intra Prediction module. This designed module can be operated in 306 cycle for one-macroblock. To verify the Encoder architecture, we developed the reference C from JM 13.2 and verified the our developed hardware using test vector generated by reference C. We adopt plan removal and SAD calculation to reduce the Hardware cost and cycle. The designed circuit can be operated in 133MHz clock system, and has 250K gate counts using TSMC 0.18 um process including SRAM memory.
Keywords
Plane removal; SAD calcuation; 8 pixel parallelism;
Citations & Related Records
연도 인용수 순위
  • Reference
1 C. Ku, C. Cheng, G. Yu M. Tasi, T. Chang 'A High-Definition H.264/AVC Intra-Frame Codec IP for Digital Video and Still Camera Applications', IEEE, vol.16, pp.920-922, Aug. 2006
2 Draft ITU-T Recommendation and Final Draft International Standard of joint Video Specification (ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC), Sep. 2005
3 Joint Video Team (JVT) Reference Software.JM13.2, ITU-T
4 Y. K. Lin, D. W. Li, T. Y. Kuo, S. J. Wu, W.C. Tai, W. C. Chang, T. S. Chang 'A 242mW, 10mm21080p H.264/AVC High Profile Encoder Chip', June. 2008