1 |
M. Martínez-Periró, et al., 'Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm', IEEE Trans. Circuits Syst. II, vol. 49, Mar. 2002
|
2 |
W. Yeh and C. Jen, 'High-speed Booth encoded parallel multiplier design,' IEEE Trans. Computers, vol. 49, pp. 692-701, July 2000
DOI
ScienceOn
|
3 |
R. Hartley, 'Subexpression sharing in filters using canonic signed digit multipliers,' IEEE Trans. Circuits Syst. II, vol. 43, Oct. 1996
|
4 |
J. Y. Oh and M. S. Lim, 'New radix-2 to the 4th power pipeline FFT processor', IEICE Trans. Electron., vol. E88-C, no. 8, pp. 1740-1746, Aug. 2005
DOI
|
5 |
Keshab K. Parhi, VLSI Digital Signal Processing Systems. Wiley-Interscience, 1999
|
6 |
M. Potkonjak et al., 'Multiple constant multiplication: efficient and versatile framework and algorithms for exploring common subexpression elimination,' IEEE Trans. Computer-Aided Design, vol. 15, pp. 151-165, Feb. 1996
DOI
ScienceOn
|