Browse > Article
http://dx.doi.org/10.6109/jkiice.2008.12.10.1845

A Study on Motion Estimation Encoder Supporting Variable Block Size for H.264/AVC  

Kim, Won-Sam (한신대학교 정보통신학과)
Sohn, Seung-Il (한신대학교 정보통신학과)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.12, no.10, 2008 , pp. 1845-1852 More about this Journal
Abstract
The key elements of inter prediction are motion estimation(ME) and motion compensation(MC). Motion estimation is to find the optimum motion vectors, not only by using a distance criteria like the SAD, but also by taking into account the resulting number of 비트s in the 비트 stream. Motion compensation is compensate for movement of blocks of current frame. Inter-prediction Encoding is always the main bottleneck in high-quality streaming applications. Therefore, in real-time streaming applications, dedicated hardware for executing Inter-prediction is required. In this paper, we studied a motion estimator(ME) for H.264/AVC. The designed motion estimator is based on 2-D systolic array and it connects processing elements for fast SAD(Sum of Absolute Difference) calculation in parallel. By providing different path for the upper and lower lesion of each reference data and adjusting the input sequence, consecutive calculation for motion estimation is executed without pipeline stall. With data reuse technique, it reduces memory access, and there is no extra delay for finding optimal partitions and motion vectors. The motion estimator supports variable-block size and takes 328 cycles for macro-block calculation. The proposed architecture is local memory-free different from paper [6] using local memory. This motion estimation encoder can be applicable to real-time video processing.
Keywords
Video Coding; H.264/AVC standard; Variable Block Size Motion Estimation;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Bin Sheng, Wen Goo and Di Wu, "An implemented architecture of deblocking filter for H.264/AVC," 2004 International Conference on Image Pfocessing (ICIP)
2 Swee Yeow Yap and McCanny J. V., "A VLSI Architecture for Variable Block Size Video Motion Estimation," IEEE Trans. Circuits and Systems, pp.384-389, Vol.51, Jul. 2004   DOI   ScienceOn
3 강현수, 박성모, "다중 참조 영상 움직임 추정을 위한 고속 전역탐색법," 전자공학회 논문지 제43권 SP편 제1호, pp.1-8 2006. 1   과학기술학회마을
4 Peter Kuhn, "Algorithms, complexity analysis and VSLI architectures for MPEG-4 motion estimation," Kluwer Academic Publishers, 2003
5 안태경, 문용호, 김재호, "적응적 다단계 연속 제거 알고리즘," 한국통신학회논문지, 제29권 제1C호, pp.111-118, 2004. 1
6 남승현, "동영상 압축부호화를 위한 고속 이동벡터 추출기 VLSI설계," 연세대학교 박사학위논문, 1995. 12
7 Chien-Min Ou, Chian-Feng Le and Wen-Jyi Hwang, "An Efficient VLSI Architecture for H.264 Variable Block Size Motion Estimation," IEEE Transactions on Consumer Electronics, Vol.51, No.4, Nov. 2005