Browse > Article
http://dx.doi.org/10.6109/jkiice.2008.12.10.1794

The Construction of the Digital Logic Switching Functions using PLA  

Park, Chun-Myoung (충주대학교 전기.전자 및 정보공학부 컴퓨터공학과)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.12, no.10, 2008 , pp. 1794-1800 More about this Journal
Abstract
This paper presents a method of constructing the digital logic switching functions using PLA. First of all, we propose a MIN and MAX algebra arithmetic operation based on the Post algebra. And we discuss the T-gate which is used for realization of the MIN and MAX algebra arithmetic operation. Next, we discuss the MIN array and MAX array which are basic circuit of the PLA, also we discuss the literal property. For the purpose of the design for the digital logic switching functions using PLA, we Propose the variable partition, modular structure design, literal generator, decoder and invertor. The proposed method is the more compactable and extensibility.
Keywords
PLA; digital logic switching functions; post algebra; variable partition; modular structure;
Citations & Related Records
연도 인용수 순위
  • Reference
1 D. Green, Modern Logic Design, Addison wesely, 1986
2 D.Lee, A.A. Gaffar, O.Mencer, and W.Luk, "Optimization Hardware Function Evaluation," IEEE Trans. Comput., vol.54, No.12, pp.1520-1531, Dec., 2005   DOI   ScienceOn
3 M.Nakajima and M.Kameyama,"Design of Highly Parallel Linear Digital System for ULSI Processors", IEICE Trans, Vol.E76-C, No.7, pp.1119-1125, July, 1993
4 M.Davio, J.Deschamps and A.Thayse, Discrete and Switching Functions, McGraw-Hill Inc. 1978
5 M.Kameyama,"Toward The Age of Beyond-Binary Electronics and Systems", IEEE Proc. 20th ISMVL, pp.162-166, May, 1990
6 S.Mitra, N.R.Saxena, and E.J.McCluskey, "Efficient Design Diversity Estimation for Combinational Circuits," IEEE Trans. Comput., vol.53, No.11, pp.1483-1492, Nov., 2004   DOI   ScienceOn
7 M.D.Ercegovac, and T.Lang, Digital Systems and hardware/Firmware Algorithms, John Wiley & Sons, 1985
8 T.Sasao, "Input variable assignment and output phase optimization of PLA's," IEEE Trans. Comput., vol. C-33, pp. 879-894, Oct. 1984   DOI   ScienceOn
9 H.L.Kuo and K.Y.Fang, "The multiple-valued programmable logic array and application in modular design," in Proc. ISMVL-85, pp.10-18. May 1985