Browse > Article
http://dx.doi.org/10.6109/jkiice.2007.11.9.1709

A Design of ADC with Multi SHA Structure which for High Data Communication  

Kim, Sun-Youb (남서울대학교 정보통신공학과)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.11, no.9, 2007 , pp. 1709-1716 More about this Journal
Abstract
In this paper, ADC with multi SHA structure is proposed for high speed operation. The proposed structure incorporates a multi SHA block that consists of multiple SHAs of identical characteristics in parallel to improve the conversion speed. The designed multi SHA is operated by non-overlapping clocks and the sampling speed can be improved by increasing the number of multiplexed SHAs. Pipelined A/D converter, applying the proposed structure, is designed to satisfy requirement of analog front-end of VDSL modem. The measured INL and DNL of designed A/D converter are $0.52LSB{\sim}-0.50LSB$ and $0.80LSB{\sim}-0.76LSB$, respectively. It satisfies the design specifications for VDSL modems. The simulated SNR is about 66dB which corresponds to a 10.7 bit resolution. The power consumption is 24.32mW.
Keywords
ADC; multi SHA; VDSL;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Stephen H. Lewis and Paul R. Gray, 'A pipelined 5-M Sample/s 9-bit Analog-to- Digital Converter,' IEEE journal of Solid- State Circuits, vol 22, no. 6, Dec. 1987
2 M. Ishkiawa and T. Tsukahara, 'An8-bit 50-MHz CMOS subranging A/D converter with pipelined wide-band S/H,' IEEE J. SolidState Circuits, vol. 24, pp. 1485-1491, Dec. 1992
3 C. Conroy, D. Cline, and P. Gray, 'An 8-b 85-MS/s parallel pipelined A/D converter in 1-$\mu$m CMOS.' IEEE J. Solid-State Circuits, vol.28,pp. 447-454, Apr. 1993   DOI   ScienceOn
4 David W. Cline and Paul R. Gray, 'A Power Optimized 13-b 5Msamples/s Pipe-lined Analog-to Digital converter in 1.2$\mu$m CMOS,' IEEE J. Solid-State Circuits, vol.31, pp. 2030-2035, Dec. 1996   DOI   ScienceOn
5 최희철, 안길초, 이승훈, 강근순, 이승호, 최명재, '10-bit 2D-MHz CMOS A/D 변환기, 대한 전자공학회논문지, vol.33-A, no.4, pp.718-728 1996
6 송상섭, 정항근, 정진균, 임명섭, 박동선, 최재호, 고속 DSL 모뎀설계, 대영사, 2004
7 S. Lee and B. Song, 'A direct code error calibration technique for two-step flash AID converters,' IEEE Trans. Circuits syst., vol. 36, no. 6, pp. 919-922, Jun. 1989   DOI   ScienceOn
8 W. Collem and A. Abidi, 'A 10-bit 75-MHz two-stage pipelined bipolar A/D converter,' IEEE J. Solid-State Circuits, vol. SC-28, pp. 1187-1199, Dec. 1993
9 H. Fiedler, B. Hoefflinger, W. Demmer and P. Draheim, 'A 5-bit building block for 20MHz A/D converters,' IEEE J. Solid-State Circuits, vol. SC-16, no.3, pp. 151-155, Sep. 1981
10 Y. Lin, B. Kim, and P. Gray, 'A 13-bit 2.5-MHz self-calibrated pipelined A/D converter in 3-$\mu$m CMOS,' IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 628-636, Apr. 1991   DOI   ScienceOn
11 Michio Yotsuyanagi, Toshiyuki Etoh, and Kazumi Hirata, 'A 10-b 50-MHz pipelined CMOS A/D Converter with S/H,' IEEE J. Solid-State Circuits vol. 28 no.3 pp. 292-300, Mar. 1990   DOI   ScienceOn
12 T. Choand P. Gray, 'A 10-bit, 20-Ms, 35mW pipelined A/D converter,' Custom integrated Circuits Conference, pp. 499-502, May 1994
13 D. G. Nairn, 'A 10-bit, 3V, 100MS/s pipelined ADC,' in proc, IEEE Custom Integrated Circuits Conf., pp. 257-260, May 2000
14 S.H. Leeand B. S. Song, 'Digital-Domain Calibration of Multistep Analog-to-Digital Converter,' IEEE J. Solid-State Circuits, vol.27, pp. 1679-1688, Dec. 1992   DOI   ScienceOn
15 Bingham, John A. C, ADSL, VDSL, and Multicarrier Moddulation, John Wiley&Sons Inc, 2000
16 Rudy van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters, Kluwer Academic Publishers, 1994