1 |
D.Hisamoto et al, 'FinFET-A Self- Aligned Double-Gate MOSFET Scalable to 20nm', IEEE Trans. Elec. Devices, Vol.47, No.12, pp.2320-2325, 2000
DOI
ScienceOn
|
2 |
H. K. Jung and S. Dimitrijev,'Analysis of Subthreshold Carrier Transport for Ultimate Double Gate MOSFET,' IEEE Trans. Electron Devices, Vol. 53, noA, pp. 685-691, 2006
DOI
ScienceOn
|
3 |
X.Huang et al, 'Sub-5Onm P-Channel FinFET', IEEE Trans. Elec. Devices, Vol.48 No.5, pp.880-885, 2001
DOI
ScienceOn
|
4 |
M.Stadele, 'Influence of source-drain tunneling on the subthreshold behavior of sub-10nm double-gate MOSFETs,' ESSDERC Proc. , pp.-135-138, 2002
|
5 |
D.Munteanu and J.L.Autran,'Two-dimensional modeling of quantum ballistic transport in ultimate double-gate SOl devices,' Solid-State Electronics, vol.47, pp.1219-1225, 2003
DOI
ScienceOn
|
6 |
H.R.Huff and P.M.Zeitzoff ,The Ultimate CMOS Device:A 2003 Perspective,' the 2003 International Conference on Characterization and Metrology for ULSI Technology, pp.l-16, Austin, Texas, 2003
|
7 |
Q.Chen, B.Agrawal, J.D.Meindl,'A Compre -hensive Analytical Subthreshold Swing(S) Model for Double-Gate MOSFETs,' IEEE Trans. Electron Devices, Vol. 49, no.6, pp.1086-1090, Jun, 2002
DOI
ScienceOn
|