Browse > Article
http://dx.doi.org/10.6109/jkiice.2007.11.4.760

Analysis of Dimension-Dependent Threshold Voltage Roll-off and DIBL for Nano Structure Double Gate FinFET  

Jung, Hak-Kee (군산대학교)
Abstract
In this paper, the threshold voltage roll-off and drain induced barrier lowering(DIBL) have been analyzed for nano structure double gate FinFET. The analytical current model has been developed, including thermionic current and tunneling current models. The potential distribution by Poisson equation and carrier distribution by Maxwell-Boltzman statistics were used to calculate thermionic omission current, and WKB(Wentzel- Kramers-Brillouin) approximation to tunneling current. The threshold voltage roll-offs are obtained by simple adding two currents since two current is independent. The threshold voltage roll-off by this model are compared with those by two dimensional simulation and two values are good agreement. Since the tunneling current increases especially under channel length of 10nm, the threshold voltage roll-off and DIBL are very large. The channel and gate oxide thickness have to be fabricated as thin as possible to decrease this short channel effects, and this process has to be developed.
Keywords
double gate FinFET; threshold voltage roll-off; thermionic current; tunneling current;
Citations & Related Records
연도 인용수 순위
  • Reference
1 D.Hisamoto et al, 'FinFET-A Self- Aligned Double-Gate MOSFET Scalable to 20nm', IEEE Trans. Elec. Devices, Vol.47, No.12, pp.2320-2325, 2000   DOI   ScienceOn
2 H. K. Jung and S. Dimitrijev,'Analysis of Subthreshold Carrier Transport for Ultimate Double Gate MOSFET,' IEEE Trans. Electron Devices, Vol. 53, noA, pp. 685-691, 2006   DOI   ScienceOn
3 X.Huang et al, 'Sub-5Onm P-Channel FinFET', IEEE Trans. Elec. Devices, Vol.48 No.5, pp.880-885, 2001   DOI   ScienceOn
4 M.Stadele, 'Influence of source-drain tunneling on the subthreshold behavior of sub-10nm double-gate MOSFETs,' ESSDERC Proc. , pp.-135-138, 2002
5 D.Munteanu and J.L.Autran,'Two-dimensional modeling of quantum ballistic transport in ultimate double-gate SOl devices,' Solid-State Electronics, vol.47, pp.1219-1225, 2003   DOI   ScienceOn
6 H.R.Huff and P.M.Zeitzoff ,The Ultimate CMOS Device:A 2003 Perspective,' the 2003 International Conference on Characterization and Metrology for ULSI Technology, pp.l-16, Austin, Texas, 2003
7 Q.Chen, B.Agrawal, J.D.Meindl,'A Compre -hensive Analytical Subthreshold Swing(S) Model for Double-Gate MOSFETs,' IEEE Trans. Electron Devices, Vol. 49, no.6, pp.1086-1090, Jun, 2002   DOI   ScienceOn