Browse > Article
http://dx.doi.org/10.6109/jkiice.2007.11.11.2100

Circuit design of current driving A/D converter  

Lee, Jong-Gyu (금오공과대학교 전자공학부)
Oh, Woo-Jin (금오공과대학교 전자공학부)
Kim, Myung-Sik (금오공과대학교 전자공학부)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.11, no.11, 2007 , pp. 2100-2106 More about this Journal
Abstract
Multi-stage folding A/D converter circuit with $0.25{\mu}m$ N-well CMOS technology is designed. This A/D converter consists of a transconductance circuit, linear folder circuit and 1bit A/D converter circuit. In H-spice simulation results, linear folder circuits having high linearity can be obtained when the current mode is used instead of voltage mode. And in case of 6bit, the delay time is limited about 40ns. From this results, 6bit 25MSPS A/D converter circuit can be realized.
Keywords
folding; transconductance;
Citations & Related Records
연도 인용수 순위
  • Reference
1 David F. Hoeschele, Jr. 'Analog-to-Digital and Digital-to- Analog Conversion Techniques', John Wiley & Sons, 1994
2 Behzad Razavi, ' Principles of Data Conversion System Design.' IEEE Press, 1995
3 Behzad Razavi and Bruce A. Wooley, 'A 12-b 5-Msample/s Two-Step CMOS A/D Converter', IEEE J. Solid-State Circuits, Vol. 27, No. 12, pp. 1667-1678. Dec. 1992   DOI   ScienceOn
4 Bram Nauta and Ardie G. W. Venes, 'A 70-MS/s 110-mW 8-b CMOS Folding and Interpolating A/D Converter', IEEE J. Solid-State Circuits, Vol. 30, No. 12, pp.1302-1308, Dec. 1995   DOI   ScienceOn
5 Stephen H. Lewis, 'Optimizing the Stage Resolution in Pipelined, Multistage, Analog-to Digital Converters for Video-Rate Applications', IEEE Trans. on Circuits and System, Vol. 39, No.8, pp.516-523, Aug. 1992   DOI
6 이승훈, 김범섭, 송민규, 최중호, 'CMOS 아날로그/혼성모드 집적시스템 설계(하)', 시스마 프레스, 1999
7 Bang-Sup Song, Seung-Hoon Lee, and Michael F. Tompsett, 'A 10-b 15-MHz CMOS Recycling Two-Step A/D converter', IEEE J. Solid-State Circuits, Vol. 25, No. 6, pp. 1328-1338, Dec. 1990   DOI   ScienceOn
8 Ardie G. W Venes and Rudy J. van de Plassche, 'An 80- MHz, 80-mW, 8-b CMOS Folding A/D Converter with Distributed Traek-and-Hold Preprocessing', IEEE J. Solid-State Circuits, Vol. 31, No. 12, pp. 1846-1853, Sep. 1996   DOI   ScienceOn
9 C. J. van Valburg and R. J. van de Plassche, 'An 8-b 650-Mhz Folding ADC', IEEE J. Solid-State Circuits, Vol. 27, No. 12, pp. 1662-1666, Dec. 1992   DOI   ScienceOn
10 Stepen H. Lewise, 'Video-Rate Analog-to-Digital Conversion using Pipelined Architectures.' Ph. D, Thesis, University of Califonia at Berkeley, Nov. 18, 1987
11 Alan B. Grebene, 'Bipolar and MOS Analog Integrated Circuit Design', John Wiley & Sons, 1991
12 Bang-Sup Song, Michael F. Tompsett, and Kadaba R. Lakshmikumar, 'A 12-bit 1-Msample/s Capacitor Error-Averaging Pipelined A/D converter', IEEE J. Solid-State Circuits, Vol. 12, No. 6, pp. 1324-1333, Dec. 1988
13 Stephen H. Lewis and Paul R. Gray, 'A Pipelined 5-Msample/s 9-bit Analog-to Digital Converter', IEEE J. Solid-State Circuits, Vol. SC-22, No. 6, pp. 351-358, Dec. 1987