Browse > Article

A Study on Phase-Noise and Jitter due to the Power Supply Noise of the CMOS Ring Oscillator  

Park Se-Hoon (안동대학교 전자정보산업학부)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.10, no.2, 2006 , pp. 298-302 More about this Journal
Abstract
Models for the phase noise and jitter of the ring oscillator with the power supply noise are suggested and verified by simulations. The power supply noise is converted into the phase-noise by the narrow band phase modulation. The phase-noise appears as sideband frequencies apart from the center frequency of the ring oscillator as much as the frequency of the power supply noise. A jitter model describing the linear relation of jitter with the amplitude of the power supply noise is suggested and verified by simulation.
Keywords
jitter;
Citations & Related Records
연도 인용수 순위
  • Reference
1 L. DeVito, J. Newton, R. Croughwell, J. Bulzacchelli, andF. Benkley, 'A 52 MHzand 155 MHz clock recovery PLL,' in ISCC Dig. Tech. Papers, 1991,pp. 142-143
2 A. W. Bucheald, K. W. Martin, A. K. Oki, and K. W. Kobayashi, 'A 6-GHz integrated phase-locked loop using AlGaAs/GaAs heterojunction bipolar transistors,' IEEE J. Solid-State Circuits, vol.27, Dec. 1992,pp. 1752-1762   DOI   ScienceOn
3 J. Craninckx and M. Steyaert, 'A CMOS 1.8 GHz low-phase-noise voltage-controlled oscillator with prescaler,' in Proc. IEEE ISSCC, San Francisco, CA, Feb. 1995,pp.266-267
4 M.Horowitz, A. Chan, J. Cobrunson, J. Gasbarro, T. Lee, W. Leung, W. Richardson, T. Thrush, and Y. Fujii, 'PLL design for a 500Mb/s interface,' in ISSDD Dig. Tech. Papers,Feb. 1993,pp. 160-161
5 T. S. Aytur and B. Razavi, 'A 2 GHz 6-mV BiCMOS frequency-synthesizer,' IEEE J. Solid-State Circuits, vol. 30, pp.1457-1462, 1995   DOI   ScienceOn
6 B. Razavi, 'A 1.8 GHz CMOS voltage-controlled oscillator,' in IEEE proc. ISSCC, San Francisco, CA, Feb. 1997,pp. 388-389