1 |
Akira Mizumura, Tetsuya Oishi, Nobuhiko Yokoyama, Mie Nonaka, Shigeyuki Tanaka, and Hiroaki Ammo, 'Study of 90-nrn MOSFET Subthreshold Hump Characteristics Using Newly Developed MOSFET Array Test Structure', IEEE trans. on Semiconductor Manufacturing, vol. 19, no. 1, pp.19-26, 2006
DOI
ScienceOn
|
2 |
Jung-Hwan Lee, Won-Kyu Park, Eun-Young Chung, Young-Hee Kim, and Chang-Kyu Choi, 'Analysis of Water Diffusion Path Evolving From Silicon Dioxide and Its Influence on Transistor Hump', IEEE Trans. On Electron Devices, vol. 53,no. 4, pp.790-796, 200
DOI
ScienceOn
|
3 |
Sung-Kye Park, Moon-Sik Sub, Jae-Young Kim, Gyu-Han Yoon, and Sung-Ho Jang, 'CMOSFET Characteristics Induced by Moisture Diffusion from Inter-Layer Dielectric in 0.23 um DRAM Technology with Shallow Trench Isolation' IEEE International Reliability Physics Symposium, pp.164-168, 2000
|
4 |
G. Fuse, S. Shibata, and Y. Kato, 'Nchannel MOS FET Degradation by Source/Drain Implantation', Proceedings of the 11th International Conference on Ion Implantation Technology, pp. 642-645, 1996
|
5 |
Hsin-Yi Lee; Chih-Sheng Chang; Ting-Hua Hsieh; Jyh-Chyurn Guo, 'Subthreshold hump mechanisms for both surface and buried channel MOSFET using STI technology', Proceeding of the 30th European Solid-State Device Research Conference, pp. 108-111, 2000
|
6 |
K. Taniguchi, K. Kurosawa, and M. Kashiwagi, 'Oxidation enhanced diffusion of boron and phosphorus in (100) silicon,' J. Electrochem Soc., vol. 127, no. 10, pp.2243 - 2248, 1980
DOI
|
7 |
M. Nandakumar, A. Chatterjee, S. Sridhar, K. Joyner, M. Rodder, and I.-C. Chen, 'Shallow trench isolation for advanced ULSI CMOS technologies', Proceeding of IEEE International Electron Devices Meeting (IDEM), pp. 133 - -136,1988
|
8 |
Brut, H.; Velghe, R.M.D.A., 'Contribution to the characterization of the hump effect in MOSFET submicronic technologies' International Conference on Microelectronic Test Structures (ICMTS), pp. 188- 193, 1999
|