1 |
S. Xiong and J. Bokor, 'Sensitivity of Double-Gate and FinFET Devices to Process Variations,' IEEE Trans. Electron Devices, vol. 50, no.11, pp.2255-2261, 2003
DOI
ScienceOn
|
2 |
H.R.Huff and P.M.Zeitzoff, 'The Ultimate CMOS Device:A 2003 Perspective,' the 2003 International Conference on Characterization and Metrology for ULSI Technology, pp.1-16, Austin,Texas, 2003
|
3 |
정학기, '나노구조 이중게이트 MOSFET에서 터널링이 단채널효과에 미치는 영향' 한국해양정보통신학회 논문집, vol. 10, no.3, pp.479-485, 2006
과학기술학회마을
|
4 |
H.K.Jung and S.Dimitrijev, 'Analysis of Subthreshold Carrier Transport for Ultimate Double Gate MOSFET,' IEEE Trans. Electron Devices, vol. 53, no.4, pp. 685-691, 2006
DOI
ScienceOn
|
5 |
A.Rahmam, J.Guo, S.Datta, M.S.Lundstrom, 'Theory of Ballistic Nanotransistors,' IEEE Trans. Electron Devices, vol. 50, no.9, pp.1853-1864, 2003
DOI
ScienceOn
|
6 |
B.Yu,L.Chang, S.Ahmed, H.Wang, S.Bell, C.Yang, C.Tabery, C.Ho, Q.Xiang, T.King, J.Bokor, C.Hu, M.Lin, D.Kyser, 'FinFET Scaling to 10mn Gate Length,' IEDM, SanFrancisco, CA, 2002
|
7 |
M.Stadele, 'Influence of source-drain tunne -ling on the subthreshold behavior of sub-10mn double-gate MOSFETs,' Proc. ESSDER, pp.135-138, 2002
|
8 |
D.Munteanu and J.L.Autran, 'Two-dimensional modeling of quantum ballistic transport in ultimate double-gate SOl devices,' Solid-State Electronics, vol.47, pp.1219-1225, 2003
DOI
ScienceOn
|
9 |
H.Liu, Z.Xiong, J.K.O.Sin, 'Implementation and Characterization of the Double-Gate MOSFET Using Lateral Solid-Phase Epitaxy,' IEEE Trans. Electron Devices, vol. 50, no.6, pp.1552-1555, 2003
DOI
ScienceOn
|