Browse > Article

Semiconductor Characteristics and Design Methodology in Digital Front-End Design  

Jeong, Taik-Kyeong (Myongji University)
Lee, Jang-Ho (Department of Computer Engineering Hongik University)
Abstract
The aim of this Paper is to describe the implementation of a low-power digital front-End Design (FED) that will act as the core of a stand-alone Power dissipation methodology. The design of digital integrated circuits is a large and diverse area, and we have chosen to focus on low power FED. Designs are made from synthesized logic, and we need to consider the low power digital FED including input clock, buffer, latches, voltage regulator, and capacitance-to-voltage counter which have been integrated onto hish bandwidth communication chips and system. These single- chip micro instruments, implemented in a 0.12um CMOS technology operate with a single 0.9V supply voltage, and can be used to monitor dynamic and static power dissipation, Vesture, acceleration junction temperature (Tj), etc.
Keywords
Digital Circuit;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Proceedings of the Workshop on the Concept of a Common Lunar Lander NASA. JSC, July 1-2, 1991, NASA (Houston, TX: 1991)
2 Semiconductor Industry Association, 'The international Technology Roadmap for Semiconductor 2004 Updates'
3 R. M. Nelms, B. W. Evans, and I.L. Grigsby, 'Simulation of AC spacecraft power systems' IEEE Transactions on Industrial Electronics, Vol. 36, No 3., pp. 393-402, Aug, 1989
4 J. T. Kao and A. P. Chandrakasan, 'Dual-Threshold Voltage Techniques for Low-Power Digital Circuits,' IEEE Journal of Solid-State Circuits, vol. 35, no. 7, pp. 1009-1018, July 2000   DOI   ScienceOn
5 J. P. Teter, M. H. Sendaula; J. Vranish; E. J. Crawford, 'Magnetostrictive linear motor development' Magnetics, IEEE Transactions on}, Volume: 34 , Issue: 4 , pp:2081-2083, July 1998   DOI   ScienceOn
6 T. Jeong, A. Ambler., 'U.S. Patent 60/413,059,' U.S. Patent, as of UTA-C2577, Sep 24, 2002