Browse > Article

Hardware Implementation of FPGA-based Real-Time Formatter for 3D Display  

Seo Young-Ho (한성대학교 정보통신공학과)
Kim Dong-Wook (광운대학교 전자제료공학과 디지털 설계 및 테스트 연구실)
Abstract
In this paper, we propose real-time 3D image converting architecture by a unit of pixel for 2D/3D compatible PC and LCD of cellular phone with parallax burier, and implement a system for overall display operation after designing a circuit based on FPGA. After digitizing anolog image signal from PC, we recompose it to 3D image signal according to input image type. Since the architecture which rearranges 2D image to 3D depends on parallax burier, we use interleaving method which mixes pixels by a unit of R, G, and B cell. The propose architecture is designed into a circuit based on FPGA with high-speed memory access technique and use 4 SDRAMs for high performance data storing and processing. The implemented system consists of A/D converting system, FPGA system to formatting 2D signal to 3D, and LCD panel with parallax barrier, for 3D display.
Keywords
3D display; formatter; FPGA; LCD;
Citations & Related Records
연도 인용수 순위
  • Reference
1 3차원 영상의 기초, 오옴사 & 기다리, 1998
2 Tadenuma, M, Yuyama, I, and Kubota, K., 'Stereoscopic HDTV system- development and application,' IEEE Global Telecommunications Conference, 1990, and Exhibition. 'Communications: Connecting the Future', GLOBECOM '90., 2-5, pp.1057 - 1061 vol.2, Dec. 1990
3 Smallman, H.S., St. John, M., Oonk, H.M., and Cowen, M.B., 'Infonnation avallability in 2D and 3D displays', IEEE Computer Graphics and Applications, vol.21, Issue 5, pp.51-57, July-Aug. 2001   DOI   ScienceOn
4 Alm, T., 'How to put the real world into a 3D alrcraft display', The Second International Conference on Human Interfaces in Control Rooms, Cockpits and Command Centres, 2001. People in Control. (IEE Conf. Publ. No. 481), pp.223-227, Jun. 2001
5 'Stereoscopic and autostereoscopic display system', IEEE Signal Processing Magazine, May 1999, pp.85-99
6 Chul-Ho Choi, Byong-Heon Kwon, and Myung-Ryul Choi, 'A real-time field-sequential stereoscopic image converter', IEEE Trans. on Consumer Electronics, Volume 50, Issue 3, pp.903-910, Aug. 2004   DOI   ScienceOn
7 Doulamis, N.D., Doulamis, A.D., Avrithis, Y.S., Ntalianis, K.S., and KolIias, S.D, 'Efficient summarization of stereoscopic video sequences', IEEE Trans. on Circuits and Systems for Video Technology, vol. 10, Issue 4, pp.501-517, Jun. 2000   DOI   ScienceOn
8 K. C. Chang, 'Digital systems design with VHDL and synthesis', IEEE Computer Society Press, California, 1999
9 '3DTV', 방송과 기술, 2003년 10월호