Browse > Article

Design of the Digital Frequency Synthesizer for High Speed Frequency Hopping by the DDS Method using CPLD  

Kim Girae (신라대학교 공과대학 전자공학과)
Choi Youngkyu (신라대학교 공과대학 전자공학과)
Abstract
The PLL synthesizer is used in communication system until now because it have several merits, such as broad bandwidth, high accuracy and stability of frequency But it is difficult to use in the third generation mobile communication systems that need frequency hopping at a high speed because of its long frequency hopping time. In this paper, we designed the frequency synthesizer that generate frequencies randomly at a high speed using the DDS technology.
Keywords
CPLD; VHDL; DDS; PLL Synthesizer; Frequency Hopping;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Henry T. Nicholas III, Henry Sarnueli, The Optimization of Direct Digital Frequency Synthesizer Performance in the Presence of Finite Word Length Effects, IEEE 42st Annual Frequency Control Symposium Digest of Papers, 1988, pp.357-363
2 Jouko Vanjja and Mikko Waltari and Marko Kosunen and Kari A.I.Halonen, A Direct Digital Synthesizer with an On-Chip DjA -Converter, IEEE Journal Of Solid-State Circuits, vol 33, NO.2, February 1998
3 Phase-Locked Loop Design Fundamentals, Applications Note An-535, Motorola Inc
4 Henry T. Nicholas III, Henry Samueli, An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation, IEEE 41st Annual Frequency Control Symposium Digest of Papers, 1987, pp.495-502
5 F. M. Gardner, Phaselock Techniques, 2nd Edition, John Wiley, NewYork, 1979
6 Jouko Vankka, Methods of Mapping from Phase to Sine Amplitude in Direct Digital Synthesizer, IEEE Transactions On Ultrasoni cs, Ferroellectrics, And Frequency Control, VOL44, NO.2, Mar. 1997
7 Osicom Technologies Inc. Technical Staff, Direct DIgital Frequency Synthesizer
8 Ulrich L. Rohde, Digital PLL Frequency Synthesizers, Prentice-Hall, 1983