The Performance Evaluation for PHY-LINK Data Transfer using SPI-4.2 |
박노식
(한신대학교 정보통신학과)
손승일 (한신대학교 정보통신학과) 최익성 (한국전자통신연구원) 이범철 (한국전자통신연구원) |
1 | 'The Voice of the Future : Next Generation Networks', ATM Form, Jul. 2002 |
2 | 'OIF Electrical Interfaces', OIF, 2001 |
3 | 'CoreEI SPI-4 Phase 2 Interface Core(CC 401)', Paxonet Communications, Inc., May 2003 |
4 | 'System Packet Interface Level 4 (SPI-4) Phase 2 : 0C-192 System Interface for Physical and Link Layer Devices.', OIF, Jan. 2001 |
5 | 'Streaming Interface(NPSI) Implementation Agreement,' NPF, Oct. 2002 |
6 | 'Common Switch Interface Specification-Ll', ATM Form, Aug. 2001 |
7 | 'ORCA 0RSPI4 - Dual SPI4 Interface and High-Speed SERDES FPSC', Lattice Semiconductor Corp., Jan. 2004 |
8 | 'SPI-4.2 Interoperability with PMC-Sierra X ENON Family in Stratix GX devices', Altera Corp., May 2003 |
9 | 'SPI-4.2(PL4) Core V6.1' Xilinx Inc., Feb. 2004 |
10 | 'POS-PHY Level 4 MagaCore Optimization for the Intel IXP2800 Network Processor' White Paper, April 2003 |
11 | 'SPI-4.2 Interoperability with the Intel IXF 1110 in Stratix GX devices', Altera Corp., May 2003 |